This report presents Dual Field-modulating-Plates (Dual-FP) technology for a 28 V operated high power GaAs heterojunction FET (HJFET) amplifier. A developed HJFET has two FP electrodes; the 1st-FP is connected to the gate and the 2nd-FP to the ground. The 2nd-FP suppresses the drain current dispersion effectively cooperating with the 1st-FP, and it can also reduce the gate-drain parasitic capacitance. The developed push-pull amplifier, with four Dual-FPFET chips, demonstrated 55.1 dBm (320 W) output power with a 14.0 dB linear gain and a drain efficiency of 62% at 2.14 GHz. Under two-carrier W-CDMA signals, it showed a high drain efficiency of 30% and low third-order Inter-modulation distortion of -37 dBc at output power of 47.5 dBm.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Kouji ISHIKURA, Isao TAKENAKA, Hidemasa TAKAHASHI, Kouichi HASEGAWA, Kazunori ASANO, Naotaka IWATA, "High Power GaAs Heterojunction FET with Dual Field-Modulating-Plates for 28 V Operated W-CDMA Base Station" in IEICE TRANSACTIONS on Electronics,
vol. E90-C, no. 5, pp. 923-928, May 2007, doi: 10.1093/ietele/e90-c.5.923.
Abstract: This report presents Dual Field-modulating-Plates (Dual-FP) technology for a 28 V operated high power GaAs heterojunction FET (HJFET) amplifier. A developed HJFET has two FP electrodes; the 1st-FP is connected to the gate and the 2nd-FP to the ground. The 2nd-FP suppresses the drain current dispersion effectively cooperating with the 1st-FP, and it can also reduce the gate-drain parasitic capacitance. The developed push-pull amplifier, with four Dual-FPFET chips, demonstrated 55.1 dBm (320 W) output power with a 14.0 dB linear gain and a drain efficiency of 62% at 2.14 GHz. Under two-carrier W-CDMA signals, it showed a high drain efficiency of 30% and low third-order Inter-modulation distortion of -37 dBc at output power of 47.5 dBm.
URL: https://global.ieice.org/en_transactions/electronics/10.1093/ietele/e90-c.5.923/_p
Copy
@ARTICLE{e90-c_5_923,
author={Kouji ISHIKURA, Isao TAKENAKA, Hidemasa TAKAHASHI, Kouichi HASEGAWA, Kazunori ASANO, Naotaka IWATA, },
journal={IEICE TRANSACTIONS on Electronics},
title={High Power GaAs Heterojunction FET with Dual Field-Modulating-Plates for 28 V Operated W-CDMA Base Station},
year={2007},
volume={E90-C},
number={5},
pages={923-928},
abstract={This report presents Dual Field-modulating-Plates (Dual-FP) technology for a 28 V operated high power GaAs heterojunction FET (HJFET) amplifier. A developed HJFET has two FP electrodes; the 1st-FP is connected to the gate and the 2nd-FP to the ground. The 2nd-FP suppresses the drain current dispersion effectively cooperating with the 1st-FP, and it can also reduce the gate-drain parasitic capacitance. The developed push-pull amplifier, with four Dual-FPFET chips, demonstrated 55.1 dBm (320 W) output power with a 14.0 dB linear gain and a drain efficiency of 62% at 2.14 GHz. Under two-carrier W-CDMA signals, it showed a high drain efficiency of 30% and low third-order Inter-modulation distortion of -37 dBc at output power of 47.5 dBm.},
keywords={},
doi={10.1093/ietele/e90-c.5.923},
ISSN={1745-1353},
month={May},}
Copy
TY - JOUR
TI - High Power GaAs Heterojunction FET with Dual Field-Modulating-Plates for 28 V Operated W-CDMA Base Station
T2 - IEICE TRANSACTIONS on Electronics
SP - 923
EP - 928
AU - Kouji ISHIKURA
AU - Isao TAKENAKA
AU - Hidemasa TAKAHASHI
AU - Kouichi HASEGAWA
AU - Kazunori ASANO
AU - Naotaka IWATA
PY - 2007
DO - 10.1093/ietele/e90-c.5.923
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E90-C
IS - 5
JA - IEICE TRANSACTIONS on Electronics
Y1 - May 2007
AB - This report presents Dual Field-modulating-Plates (Dual-FP) technology for a 28 V operated high power GaAs heterojunction FET (HJFET) amplifier. A developed HJFET has two FP electrodes; the 1st-FP is connected to the gate and the 2nd-FP to the ground. The 2nd-FP suppresses the drain current dispersion effectively cooperating with the 1st-FP, and it can also reduce the gate-drain parasitic capacitance. The developed push-pull amplifier, with four Dual-FPFET chips, demonstrated 55.1 dBm (320 W) output power with a 14.0 dB linear gain and a drain efficiency of 62% at 2.14 GHz. Under two-carrier W-CDMA signals, it showed a high drain efficiency of 30% and low third-order Inter-modulation distortion of -37 dBc at output power of 47.5 dBm.
ER -