Techniques for Digitally Assisted Pipeline A/D Converters
Summary :
This paper reviews techniques for digitally assisted pipeline ADCs. Errors of pipeline ADCs originated by capacitor mismatch, finite amplifier gain, incomplete settling and offset can be corrected in digital-domain foreground or background calibrations. In foreground calibrations, the errors are measured by reconfiguration of the building blocks of pipeline ADC or using an INL plot without reconfiguration. In background calibrations, the errors are measured with random signal and continuously corrected while simultaneously performing the normal A/D conversions. Techniques for measuring and correcting the errors at foreground and background are reviewed and a unified approach to the description of the principle of background calibration of gain errors is presented.
- Publication
- IEICE TRANSACTIONS on Electronics Vol.E91-C No.6 pp.829-836
- Publication Date
- 2008/06/01
- Publicized
- Online ISSN
- 1745-1353
- DOI
- 10.1093/ietele/e91-c.6.829
- Type of Manuscript
- Special Section INVITED PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies)
- Category
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Shoji KAWAHITO, "Techniques for Digitally Assisted Pipeline A/D Converters" in IEICE TRANSACTIONS on Electronics,
vol. E91-C, no. 6, pp. 829-836, June 2008, doi: 10.1093/ietele/e91-c.6.829.
Abstract: This paper reviews techniques for digitally assisted pipeline ADCs. Errors of pipeline ADCs originated by capacitor mismatch, finite amplifier gain, incomplete settling and offset can be corrected in digital-domain foreground or background calibrations. In foreground calibrations, the errors are measured by reconfiguration of the building blocks of pipeline ADC or using an INL plot without reconfiguration. In background calibrations, the errors are measured with random signal and continuously corrected while simultaneously performing the normal A/D conversions. Techniques for measuring and correcting the errors at foreground and background are reviewed and a unified approach to the description of the principle of background calibration of gain errors is presented.
URL: https://global.ieice.org/en_transactions/electronics/10.1093/ietele/e91-c.6.829/_p
Copy
@ARTICLE{e91-c_6_829,
author={Shoji KAWAHITO, },
journal={IEICE TRANSACTIONS on Electronics},
title={Techniques for Digitally Assisted Pipeline A/D Converters},
year={2008},
volume={E91-C},
number={6},
pages={829-836},
abstract={This paper reviews techniques for digitally assisted pipeline ADCs. Errors of pipeline ADCs originated by capacitor mismatch, finite amplifier gain, incomplete settling and offset can be corrected in digital-domain foreground or background calibrations. In foreground calibrations, the errors are measured by reconfiguration of the building blocks of pipeline ADC or using an INL plot without reconfiguration. In background calibrations, the errors are measured with random signal and continuously corrected while simultaneously performing the normal A/D conversions. Techniques for measuring and correcting the errors at foreground and background are reviewed and a unified approach to the description of the principle of background calibration of gain errors is presented.},
keywords={},
doi={10.1093/ietele/e91-c.6.829},
ISSN={1745-1353},
month={June},}
Copy
TY - JOUR
TI - Techniques for Digitally Assisted Pipeline A/D Converters
T2 - IEICE TRANSACTIONS on Electronics
SP - 829
EP - 836
AU - Shoji KAWAHITO
PY - 2008
DO - 10.1093/ietele/e91-c.6.829
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E91-C
IS - 6
JA - IEICE TRANSACTIONS on Electronics
Y1 - June 2008
AB - This paper reviews techniques for digitally assisted pipeline ADCs. Errors of pipeline ADCs originated by capacitor mismatch, finite amplifier gain, incomplete settling and offset can be corrected in digital-domain foreground or background calibrations. In foreground calibrations, the errors are measured by reconfiguration of the building blocks of pipeline ADC or using an INL plot without reconfiguration. In background calibrations, the errors are measured with random signal and continuously corrected while simultaneously performing the normal A/D conversions. Techniques for measuring and correcting the errors at foreground and background are reviewed and a unified approach to the description of the principle of background calibration of gain errors is presented.
ER -
English
