We compare the numerical results for electron direct tunneling currents for single gate oxides, ON- and ONO-structures. We demonstrate that stacked dielectrics can keep the tunneling currents a few orders of magnitude lower than electrostatically equivalent single oxides. We also discuss the impact of gate material and of the modeling of electron transport in silicon.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Andreas WETTSTEIN, Andreas SCHENK, Wolfgang FICHTNER, "Simulation of Direct Tunneling through Stacked Gate Dielectrics by a Fully Integrated 1D-Schrodinger-Poisson Solver" in IEICE TRANSACTIONS on Electronics,
vol. E83-C, no. 8, pp. 1189-1193, August 2000, doi: .
Abstract: We compare the numerical results for electron direct tunneling currents for single gate oxides, ON- and ONO-structures. We demonstrate that stacked dielectrics can keep the tunneling currents a few orders of magnitude lower than electrostatically equivalent single oxides. We also discuss the impact of gate material and of the modeling of electron transport in silicon.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e83-c_8_1189/_p
Copy
@ARTICLE{e83-c_8_1189,
author={Andreas WETTSTEIN, Andreas SCHENK, Wolfgang FICHTNER, },
journal={IEICE TRANSACTIONS on Electronics},
title={Simulation of Direct Tunneling through Stacked Gate Dielectrics by a Fully Integrated 1D-Schrodinger-Poisson Solver},
year={2000},
volume={E83-C},
number={8},
pages={1189-1193},
abstract={We compare the numerical results for electron direct tunneling currents for single gate oxides, ON- and ONO-structures. We demonstrate that stacked dielectrics can keep the tunneling currents a few orders of magnitude lower than electrostatically equivalent single oxides. We also discuss the impact of gate material and of the modeling of electron transport in silicon.},
keywords={},
doi={},
ISSN={},
month={August},}
Copy
TY - JOUR
TI - Simulation of Direct Tunneling through Stacked Gate Dielectrics by a Fully Integrated 1D-Schrodinger-Poisson Solver
T2 - IEICE TRANSACTIONS on Electronics
SP - 1189
EP - 1193
AU - Andreas WETTSTEIN
AU - Andreas SCHENK
AU - Wolfgang FICHTNER
PY - 2000
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E83-C
IS - 8
JA - IEICE TRANSACTIONS on Electronics
Y1 - August 2000
AB - We compare the numerical results for electron direct tunneling currents for single gate oxides, ON- and ONO-structures. We demonstrate that stacked dielectrics can keep the tunneling currents a few orders of magnitude lower than electrostatically equivalent single oxides. We also discuss the impact of gate material and of the modeling of electron transport in silicon.
ER -