An Efficient Nonlinear Charge Pump Cell for LCD Driver
Summary :
In this paper a new MOS charge pump architecture is presented, where a clock generator is used in each pump stage of the charge pump circuit to elevate voltage exponentially with stages. This charge pump with a clock level shifter is designed to run at an optimized operation frequency, which can make an excellent compromise between the rise time and the dynamic power dissipation. With less stages than the linear-cascade circuit, the power dissipation and the area of the novel charge pump circuit are markedly decreased. The simulating comparison results based on 1.2 µm CMOS, p-substrate double-poly double-metal process parameters show that the nonlinear charge pump with a high pumping efficiency can supply a steady 1 mA, 16 v output for portable LCDs.
- Publication
- IEICE TRANSACTIONS on Electronics Vol.E85-C No.11 pp.1844-1848
- Publication Date
- 2002/11/01
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section PAPER (Special Issue on Electronic Displays)
- Category
- Active Matrix Displays
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Min JIANG, Bing YANG, Lijiu JI, "An Efficient Nonlinear Charge Pump Cell for LCD Driver" in IEICE TRANSACTIONS on Electronics,
vol. E85-C, no. 11, pp. 1844-1848, November 2002, doi: .
Abstract: In this paper a new MOS charge pump architecture is presented, where a clock generator is used in each pump stage of the charge pump circuit to elevate voltage exponentially with stages. This charge pump with a clock level shifter is designed to run at an optimized operation frequency, which can make an excellent compromise between the rise time and the dynamic power dissipation. With less stages than the linear-cascade circuit, the power dissipation and the area of the novel charge pump circuit are markedly decreased. The simulating comparison results based on 1.2 µm CMOS, p-substrate double-poly double-metal process parameters show that the nonlinear charge pump with a high pumping efficiency can supply a steady 1 mA, 16 v output for portable LCDs.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e85-c_11_1844/_p
Copy
@ARTICLE{e85-c_11_1844,
author={Min JIANG, Bing YANG, Lijiu JI, },
journal={IEICE TRANSACTIONS on Electronics},
title={An Efficient Nonlinear Charge Pump Cell for LCD Driver},
year={2002},
volume={E85-C},
number={11},
pages={1844-1848},
abstract={In this paper a new MOS charge pump architecture is presented, where a clock generator is used in each pump stage of the charge pump circuit to elevate voltage exponentially with stages. This charge pump with a clock level shifter is designed to run at an optimized operation frequency, which can make an excellent compromise between the rise time and the dynamic power dissipation. With less stages than the linear-cascade circuit, the power dissipation and the area of the novel charge pump circuit are markedly decreased. The simulating comparison results based on 1.2 µm CMOS, p-substrate double-poly double-metal process parameters show that the nonlinear charge pump with a high pumping efficiency can supply a steady 1 mA, 16 v output for portable LCDs.},
keywords={},
doi={},
ISSN={},
month={November},}
Copy
TY - JOUR
TI - An Efficient Nonlinear Charge Pump Cell for LCD Driver
T2 - IEICE TRANSACTIONS on Electronics
SP - 1844
EP - 1848
AU - Min JIANG
AU - Bing YANG
AU - Lijiu JI
PY - 2002
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E85-C
IS - 11
JA - IEICE TRANSACTIONS on Electronics
Y1 - November 2002
AB - In this paper a new MOS charge pump architecture is presented, where a clock generator is used in each pump stage of the charge pump circuit to elevate voltage exponentially with stages. This charge pump with a clock level shifter is designed to run at an optimized operation frequency, which can make an excellent compromise between the rise time and the dynamic power dissipation. With less stages than the linear-cascade circuit, the power dissipation and the area of the novel charge pump circuit are markedly decreased. The simulating comparison results based on 1.2 µm CMOS, p-substrate double-poly double-metal process parameters show that the nonlinear charge pump with a high pumping efficiency can supply a steady 1 mA, 16 v output for portable LCDs.
ER -
English
