An Efficient Decoupling Capacitance Budgeting Methodology by Using Power-Capacitance Ratio

Susumu KOBAYASHI; Naoshi DOI

doi:10.1587/transele.E92.C.492

An Efficient Decoupling Capacitance Budgeting Methodology by Using Power-Capacitance Ratio

Susumu KOBAYASHI, Naoshi DOI

Full Text Views

0

Cite this

Summary :

The high-speed and low-power system LSIs in recent years have crucial need for managing power supply noise so that it might not substantially affect the circuit functionality and performance. The decoupling capacitance is known as an effective measure for suppressing the power supply noise. In this paper, we propose a design methodology for decoupling capacitance budgeting, in which the decoupling capacitance is distributed appropriately over the LSI chip area in order to suppress the power supply noise of each local region. For efficient budgeting, we introduced a new concept of power-capacitance ratio, which is the ratio of power dissipation to capacitance. The proposed method first performs a simplified power supply noise analysis by using a lumped circuit model to determine the total required on-chip capacitance, and calculate the power-capacitance ratio. Then, in the layout design phase, the decoupling capacitance budgeting is performed by using the above power-capacitance ratio as a guideline. The effectiveness of the proposed method was verified by using SPICE simulations on example chip models of 90 nm technology node. The verification results show that, even for a chip with very wide on-chip variation in power density, the proposed method can suppress the power supply noise of each local region effectively.

Publication: IEICE TRANSACTIONS on Electronics Vol.E92-C No.4 pp.492-499

Publication Date: 2009/04/01

Publicized

Online ISSN: 1745-1353

DOI: 10.1587/transele.E92.C.492

Type of Manuscript: Special Section PAPER (Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era)

Category

Cite this

Copy

Susumu KOBAYASHI, Naoshi DOI, "An Efficient Decoupling Capacitance Budgeting Methodology by Using Power-Capacitance Ratio" in IEICE TRANSACTIONS on Electronics, vol. E92-C, no. 4, pp. 492-499, April 2009, doi: 10.1587/transele.E92.C.492.
Abstract: The high-speed and low-power system LSIs in recent years have crucial need for managing power supply noise so that it might not substantially affect the circuit functionality and performance. The decoupling capacitance is known as an effective measure for suppressing the power supply noise. In this paper, we propose a design methodology for decoupling capacitance budgeting, in which the decoupling capacitance is distributed appropriately over the LSI chip area in order to suppress the power supply noise of each local region. For efficient budgeting, we introduced a new concept of power-capacitance ratio, which is the ratio of power dissipation to capacitance. The proposed method first performs a simplified power supply noise analysis by using a lumped circuit model to determine the total required on-chip capacitance, and calculate the power-capacitance ratio. Then, in the layout design phase, the decoupling capacitance budgeting is performed by using the above power-capacitance ratio as a guideline. The effectiveness of the proposed method was verified by using SPICE simulations on example chip models of 90 nm technology node. The verification results show that, even for a chip with very wide on-chip variation in power density, the proposed method can suppress the power supply noise of each local region effectively.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E92.C.492/_p

Copy

@ARTICLE{e92-c_4_492,
author={Susumu KOBAYASHI, Naoshi DOI, },
journal={IEICE TRANSACTIONS on Electronics},
title={An Efficient Decoupling Capacitance Budgeting Methodology by Using Power-Capacitance Ratio},
year={2009},
volume={E92-C},
number={4},
pages={492-499},
abstract={The high-speed and low-power system LSIs in recent years have crucial need for managing power supply noise so that it might not substantially affect the circuit functionality and performance. The decoupling capacitance is known as an effective measure for suppressing the power supply noise. In this paper, we propose a design methodology for decoupling capacitance budgeting, in which the decoupling capacitance is distributed appropriately over the LSI chip area in order to suppress the power supply noise of each local region. For efficient budgeting, we introduced a new concept of power-capacitance ratio, which is the ratio of power dissipation to capacitance. The proposed method first performs a simplified power supply noise analysis by using a lumped circuit model to determine the total required on-chip capacitance, and calculate the power-capacitance ratio. Then, in the layout design phase, the decoupling capacitance budgeting is performed by using the above power-capacitance ratio as a guideline. The effectiveness of the proposed method was verified by using SPICE simulations on example chip models of 90 nm technology node. The verification results show that, even for a chip with very wide on-chip variation in power density, the proposed method can suppress the power supply noise of each local region effectively.},
keywords={},
doi={10.1587/transele.E92.C.492},
ISSN={1745-1353},
month={April},}

Copy

TY - JOUR
TI - An Efficient Decoupling Capacitance Budgeting Methodology by Using Power-Capacitance Ratio
T2 - IEICE TRANSACTIONS on Electronics
SP - 492
EP - 499
AU - Susumu KOBAYASHI
AU - Naoshi DOI
PY - 2009
DO - 10.1587/transele.E92.C.492
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E92-C
IS - 4
JA - IEICE TRANSACTIONS on Electronics
Y1 - April 2009
AB - The high-speed and low-power system LSIs in recent years have crucial need for managing power supply noise so that it might not substantially affect the circuit functionality and performance. The decoupling capacitance is known as an effective measure for suppressing the power supply noise. In this paper, we propose a design methodology for decoupling capacitance budgeting, in which the decoupling capacitance is distributed appropriately over the LSI chip area in order to suppress the power supply noise of each local region. For efficient budgeting, we introduced a new concept of power-capacitance ratio, which is the ratio of power dissipation to capacitance. The proposed method first performs a simplified power supply noise analysis by using a lumped circuit model to determine the total required on-chip capacitance, and calculate the power-capacitance ratio. Then, in the layout design phase, the decoupling capacitance budgeting is performed by using the above power-capacitance ratio as a guideline. The effectiveness of the proposed method was verified by using SPICE simulations on example chip models of 90 nm technology node. The verification results show that, even for a chip with very wide on-chip variation in power density, the proposed method can suppress the power supply noise of each local region effectively.
ER -