The search functionality is under construction.

IEICE TRANSACTIONS on Electronics

A Perpetuum Mobile 32bit CPU on 65nm SOTB CMOS Technology with Reverse-Body-Bias Assisted Sleep Mode

Koichiro ISHIBASHI, Nobuyuki SUGII, Shiro KAMOHARA, Kimiyoshi USAMI, Hideharu AMANO, Kazutoshi KOBAYASHI, Cong-Kha PHAM

  • Full Text Views

    0

  • Cite this

Summary :

A 32bit CPU, which can operate more than 15 years with 220mAH Li battery, or eternally operate with an energy harvester of in-door light is presented. The CPU was fabricated by using 65nm SOTB CMOS technology (Silicon on Thin Buried oxide) where gate length is 60nm and BOX layer thickness is 10nm. The threshold voltage was designed to be as low as 0.19V so that the CPU operates at over threshold region, even at lower supply voltages down to 0.22V. Large reverse body bias up to -2.5V can be applied to bodies of SOTB devices without increasing gate induced drain leak current to reduce the sleep current of the CPU. It operated at 14MHz and 0.35V with the lowest energy of 13.4 pJ/cycle. The sleep current of 0.14µA at 0.35V with the body bias voltage of -2.5V was obtained. These characteristics are suitable for such new applications as energy harvesting sensor network systems, and long lasting wearable computers.

Publication
IEICE TRANSACTIONS on Electronics Vol.E98-C No.7 pp.536-543
Publication Date
2015/07/01
Publicized
Online ISSN
1745-1353
DOI
10.1587/transele.E98.C.536
Type of Manuscript
Special Section PAPER (Special Section on Low-Power and High-Speed Chips)
Category

Authors

Koichiro ISHIBASHI
  The Univ. of Electro-Communications
Nobuyuki SUGII
  Low-power Electronics Association & Project (LEAP)
Shiro KAMOHARA
  Low-power Electronics Association & Project (LEAP)
Kimiyoshi USAMI
  Shibaura Inst. of Tech.
Hideharu AMANO
  Keio Univ.
Kazutoshi KOBAYASHI
  Kyoto Inst. of Tech.
Cong-Kha PHAM
  The Univ. of Electro-Communications

Keyword