IEICE TRANSACTIONS on Fundamentals
Program Slicing on VHDL Descriptions and Its Evaluation
Summary :
Providing various assistances for design modifications on HDL source codes is important for design reuse and quick design cycle in VLSI CAD. Program slicing is a software-engineering technique for analyzing, abstracting, and transforming programs. We show algorithms for extracting/removing behaviors of specified signals in VHDL descriptions. We also describe a VHDL slicing system and show experimental results of efficiently extracting components from VHDL descriptions.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E81-A No.12 pp.2585-2594
- Publication Date
- 1998/12/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
- Category
- Design Reuse
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Shigeru ICHINOSE, Mizuho IWAIHARA, Hiroto YASUURA, "Program Slicing on VHDL Descriptions and Its Evaluation" in IEICE TRANSACTIONS on Fundamentals,
vol. E81-A, no. 12, pp. 2585-2594, December 1998, doi: .
Abstract: Providing various assistances for design modifications on HDL source codes is important for design reuse and quick design cycle in VLSI CAD. Program slicing is a software-engineering technique for analyzing, abstracting, and transforming programs. We show algorithms for extracting/removing behaviors of specified signals in VHDL descriptions. We also describe a VHDL slicing system and show experimental results of efficiently extracting components from VHDL descriptions.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e81-a_12_2585/_p
Copy
@ARTICLE{e81-a_12_2585,
author={Shigeru ICHINOSE, Mizuho IWAIHARA, Hiroto YASUURA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Program Slicing on VHDL Descriptions and Its Evaluation},
year={1998},
volume={E81-A},
number={12},
pages={2585-2594},
abstract={Providing various assistances for design modifications on HDL source codes is important for design reuse and quick design cycle in VLSI CAD. Program slicing is a software-engineering technique for analyzing, abstracting, and transforming programs. We show algorithms for extracting/removing behaviors of specified signals in VHDL descriptions. We also describe a VHDL slicing system and show experimental results of efficiently extracting components from VHDL descriptions.},
keywords={},
doi={},
ISSN={},
month={December},}
Copy
TY - JOUR
TI - Program Slicing on VHDL Descriptions and Its Evaluation
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2585
EP - 2594
AU - Shigeru ICHINOSE
AU - Mizuho IWAIHARA
AU - Hiroto YASUURA
PY - 1998
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E81-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 1998
AB - Providing various assistances for design modifications on HDL source codes is important for design reuse and quick design cycle in VLSI CAD. Program slicing is a software-engineering technique for analyzing, abstracting, and transforming programs. We show algorithms for extracting/removing behaviors of specified signals in VHDL descriptions. We also describe a VHDL slicing system and show experimental results of efficiently extracting components from VHDL descriptions.
ER -
English
