IEICE TRANSACTIONS on Fundamentals
Merged Analog-Digital Circuits Using Pulse Modulation for Intelligent SoC Applications
Summary :
A merged analog-digital circuit architecture is proposed for implementing intelligence in SoC systems. Pulse modulation signals are introduced for time-domain massively parallel analog signal processing, and also for interfacing analog and digital worlds naturally within the SoC VLSI chip. Principles and applications of pulse-domain linear arithmetic processing are explored, and the results are expanded to the nonlinear signal processing, including an arbitrary chaos generation and continuous-time dynamical systems with nonlinear oscillation. Silicon implementations of the circuits employing the proposed architecture are fully described.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E84-A No.2 pp.486-496
- Publication Date
- 2001/02/01
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section INVITED PAPER (Special Section on Analog Circuit Techniques Supporting the System LSI Era)
- Category
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Atsushi IWATA, Takashi MORIE, Makoto NAGATA, "Merged Analog-Digital Circuits Using Pulse Modulation for Intelligent SoC Applications" in IEICE TRANSACTIONS on Fundamentals,
vol. E84-A, no. 2, pp. 486-496, February 2001, doi: .
Abstract: A merged analog-digital circuit architecture is proposed for implementing intelligence in SoC systems. Pulse modulation signals are introduced for time-domain massively parallel analog signal processing, and also for interfacing analog and digital worlds naturally within the SoC VLSI chip. Principles and applications of pulse-domain linear arithmetic processing are explored, and the results are expanded to the nonlinear signal processing, including an arbitrary chaos generation and continuous-time dynamical systems with nonlinear oscillation. Silicon implementations of the circuits employing the proposed architecture are fully described.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e84-a_2_486/_p
Copy
@ARTICLE{e84-a_2_486,
author={Atsushi IWATA, Takashi MORIE, Makoto NAGATA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Merged Analog-Digital Circuits Using Pulse Modulation for Intelligent SoC Applications},
year={2001},
volume={E84-A},
number={2},
pages={486-496},
abstract={A merged analog-digital circuit architecture is proposed for implementing intelligence in SoC systems. Pulse modulation signals are introduced for time-domain massively parallel analog signal processing, and also for interfacing analog and digital worlds naturally within the SoC VLSI chip. Principles and applications of pulse-domain linear arithmetic processing are explored, and the results are expanded to the nonlinear signal processing, including an arbitrary chaos generation and continuous-time dynamical systems with nonlinear oscillation. Silicon implementations of the circuits employing the proposed architecture are fully described.},
keywords={},
doi={},
ISSN={},
month={February},}
Copy
TY - JOUR
TI - Merged Analog-Digital Circuits Using Pulse Modulation for Intelligent SoC Applications
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 486
EP - 496
AU - Atsushi IWATA
AU - Takashi MORIE
AU - Makoto NAGATA
PY - 2001
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E84-A
IS - 2
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - February 2001
AB - A merged analog-digital circuit architecture is proposed for implementing intelligence in SoC systems. Pulse modulation signals are introduced for time-domain massively parallel analog signal processing, and also for interfacing analog and digital worlds naturally within the SoC VLSI chip. Principles and applications of pulse-domain linear arithmetic processing are explored, and the results are expanded to the nonlinear signal processing, including an arbitrary chaos generation and continuous-time dynamical systems with nonlinear oscillation. Silicon implementations of the circuits employing the proposed architecture are fully described.
ER -
English
