The search functionality is under construction.
The search functionality is under construction.

A Fine Grain Cooled Logic Architecture for Low-Power Processors

Hiroyuki MATSUBARA, Takahiro WATANABE, Tadao NAKAMURA

  • Full Text Views

    0

  • Cite this

Summary :

In this paper, we propose a fine grain Cooled Logic architecture for low-power oriented processors. Cooled Logic detects, in novel hardware method with dual-rail logic, functional blocks to be active, and stops clocks to each of the functional blocks in order to make it inactive at certain periods. To confirm the effectiveness of our approach, we design a 4-bit and a 16-bit event-driven array multipliers, and analyze their power consumption by the HSPICE simulator. As a result, it is shown that Cooled Logic has a tendency to reduce power consumptions in both the functional blocks and the clock drivers of the multipliers.

Publication
IEICE TRANSACTIONS on Fundamentals Vol.E84-A No.3 pp.735-740
Publication Date
2001/03/01
Publicized
Online ISSN
DOI
Type of Manuscript
Special Section PAPER (Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa)
Category

Authors

Keyword