The search functionality is under construction.

IEICE TRANSACTIONS on Fundamentals

Fast and Accurate Architecture Exploration for High Performance and Low Energy VLIW Data-Path

Ittetsu TANIGUCHI, Kohei AOKI, Hiroyuki TOMIYAMA, Praveen RAGHAVAN, Francky CATTHOOR, Masahiro FUKUI

  • Full Text Views

    0

  • Cite this

Summary :

A fast and accurate architecture exploration for high performance and low energy VLIW data-path is proposed. The main contribution is a method to find Pareto optimal FU structures, i.e., the optimal number of FUs and the best instruction assignment for each FU. The proposed architecture exploration method is based on GA and enables the effective exploration of vast solution space. Experimental results showed that proposed method was able to achieve fast and accurate architecture exploration. For most cases, the estimation error was less than 1%.

Publication
IEICE TRANSACTIONS on Fundamentals Vol.E97-A No.2 pp.606-615
Publication Date
2014/02/01
Publicized
Online ISSN
1745-1337
DOI
10.1587/transfun.E97.A.606
Type of Manuscript
PAPER
Category
VLSI Design Technology and CAD

Authors

Ittetsu TANIGUCHI
  Ritsumeikan University
Kohei AOKI
  Ritsumeikan University
Hiroyuki TOMIYAMA
  Ritsumeikan University
Praveen RAGHAVAN
  IMEC
Francky CATTHOOR
  IMEC,Katholieke Universiteit Leuven
Masahiro FUKUI
  Ritsumeikan University

Keyword