IEICE TRANSACTIONS on Fundamentals
A Field Programmable Sequencer and Memory with Middle Grained Programmability Optimized for MCU Peripherals
Summary :
A Field Programmable Sequencer and Memory (FPSM), which is a programmable unit exclusively optimized for peripherals on a micro controller unit, is proposed. The FPSM functions as not only the peripherals but also the standard built-in memory. The FPSM provides easier programmability with a smaller area overhead, especially when compared with the FPGA. The FPSM is implemented on the FPGA and the programmability and performance for basic peripherals such as the 8 bit counter and 8 bit accuracy Pulse Width Modulation are emulated on the FPGA. Furthermore, the FPSM core with a 4K bit SRAM is fabricated in 0.18µm 5 metal CMOS process technology. The FPSM is an half the area of FPGA, its power consumption is less than one-fifth.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E99-A No.5 pp.917-928
- Publication Date
- 2016/05/01
- Publicized
- Online ISSN
- 1745-1337
- DOI
- 10.1587/transfun.E99.A.917
- Type of Manuscript
- PAPER
- Category
- VLSI Design Technology and CAD
Authors
Yoshifumi KAWAMURA
Kanazawa University,SKY Technology Company Limited
Naoya OKADA
Kanazawa University
Yoshio MATSUDA
Kanazawa University
Tetsuya MATSUMURA
Nihon University
Hiroshi MAKINO
Osaka Institute of Technology
Kazutami ARIMOTO
Okayama Prefectural University
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Yoshifumi KAWAMURA, Naoya OKADA, Yoshio MATSUDA, Tetsuya MATSUMURA, Hiroshi MAKINO, Kazutami ARIMOTO, "A Field Programmable Sequencer and Memory with Middle Grained Programmability Optimized for MCU Peripherals" in IEICE TRANSACTIONS on Fundamentals,
vol. E99-A, no. 5, pp. 917-928, May 2016, doi: 10.1587/transfun.E99.A.917.
Abstract: A Field Programmable Sequencer and Memory (FPSM), which is a programmable unit exclusively optimized for peripherals on a micro controller unit, is proposed. The FPSM functions as not only the peripherals but also the standard built-in memory. The FPSM provides easier programmability with a smaller area overhead, especially when compared with the FPGA. The FPSM is implemented on the FPGA and the programmability and performance for basic peripherals such as the 8 bit counter and 8 bit accuracy Pulse Width Modulation are emulated on the FPGA. Furthermore, the FPSM core with a 4K bit SRAM is fabricated in 0.18µm 5 metal CMOS process technology. The FPSM is an half the area of FPGA, its power consumption is less than one-fifth.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.E99.A.917/_p
Copy
@ARTICLE{e99-a_5_917,
author={Yoshifumi KAWAMURA, Naoya OKADA, Yoshio MATSUDA, Tetsuya MATSUMURA, Hiroshi MAKINO, Kazutami ARIMOTO, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={A Field Programmable Sequencer and Memory with Middle Grained Programmability Optimized for MCU Peripherals},
year={2016},
volume={E99-A},
number={5},
pages={917-928},
abstract={A Field Programmable Sequencer and Memory (FPSM), which is a programmable unit exclusively optimized for peripherals on a micro controller unit, is proposed. The FPSM functions as not only the peripherals but also the standard built-in memory. The FPSM provides easier programmability with a smaller area overhead, especially when compared with the FPGA. The FPSM is implemented on the FPGA and the programmability and performance for basic peripherals such as the 8 bit counter and 8 bit accuracy Pulse Width Modulation are emulated on the FPGA. Furthermore, the FPSM core with a 4K bit SRAM is fabricated in 0.18µm 5 metal CMOS process technology. The FPSM is an half the area of FPGA, its power consumption is less than one-fifth.},
keywords={},
doi={10.1587/transfun.E99.A.917},
ISSN={1745-1337},
month={May},}
Copy
TY - JOUR
TI - A Field Programmable Sequencer and Memory with Middle Grained Programmability Optimized for MCU Peripherals
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 917
EP - 928
AU - Yoshifumi KAWAMURA
AU - Naoya OKADA
AU - Yoshio MATSUDA
AU - Tetsuya MATSUMURA
AU - Hiroshi MAKINO
AU - Kazutami ARIMOTO
PY - 2016
DO - 10.1587/transfun.E99.A.917
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E99-A
IS - 5
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - May 2016
AB - A Field Programmable Sequencer and Memory (FPSM), which is a programmable unit exclusively optimized for peripherals on a micro controller unit, is proposed. The FPSM functions as not only the peripherals but also the standard built-in memory. The FPSM provides easier programmability with a smaller area overhead, especially when compared with the FPGA. The FPSM is implemented on the FPGA and the programmability and performance for basic peripherals such as the 8 bit counter and 8 bit accuracy Pulse Width Modulation are emulated on the FPGA. Furthermore, the FPSM core with a 4K bit SRAM is fabricated in 0.18µm 5 metal CMOS process technology. The FPSM is an half the area of FPGA, its power consumption is less than one-fifth.
ER -
English
