IEICE TRANSACTIONS on transactions
On-Chip Testing for 30 K-Gate Masterslice
Summary :
On-chip testing for 30 K-gate masterslice with freely configured SRAM AND/OR ROM blocks was investigated. Multiplier fault coverage was about 93 percent. The validity of on-chip testing was confirmed in masterslices containing over 20 K gates with memory blocks.
- Publication
- IEICE TRANSACTIONS on transactions Vol.E69-E No.4 pp.267-269
- Publication Date
- 1986/04/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section LETTER (Special Issue: Papers from 1986 National Convention IECE Japan)
- Category
- Silicon Devices and Integrated Circuits
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Shinji SATO, Hiromasa TAKAHASHI, Yasuhide MACHIDA, Gensuke GOTO, "On-Chip Testing for 30 K-Gate Masterslice" in IEICE TRANSACTIONS on transactions,
vol. E69-E, no. 4, pp. 267-269, April 1986, doi: .
Abstract: On-chip testing for 30 K-gate masterslice with freely configured SRAM AND/OR ROM blocks was investigated. Multiplier fault coverage was about 93 percent. The validity of on-chip testing was confirmed in masterslices containing over 20 K gates with memory blocks.
URL: https://global.ieice.org/en_transactions/transactions/10.1587/e69-e_4_267/_p
Copy
@ARTICLE{e69-e_4_267,
author={Shinji SATO, Hiromasa TAKAHASHI, Yasuhide MACHIDA, Gensuke GOTO, },
journal={IEICE TRANSACTIONS on transactions},
title={On-Chip Testing for 30 K-Gate Masterslice},
year={1986},
volume={E69-E},
number={4},
pages={267-269},
abstract={On-chip testing for 30 K-gate masterslice with freely configured SRAM AND/OR ROM blocks was investigated. Multiplier fault coverage was about 93 percent. The validity of on-chip testing was confirmed in masterslices containing over 20 K gates with memory blocks.},
keywords={},
doi={},
ISSN={},
month={April},}
Copy
TY - JOUR
TI - On-Chip Testing for 30 K-Gate Masterslice
T2 - IEICE TRANSACTIONS on transactions
SP - 267
EP - 269
AU - Shinji SATO
AU - Hiromasa TAKAHASHI
AU - Yasuhide MACHIDA
AU - Gensuke GOTO
PY - 1986
DO -
JO - IEICE TRANSACTIONS on transactions
SN -
VL - E69-E
IS - 4
JA - IEICE TRANSACTIONS on transactions
Y1 - April 1986
AB - On-chip testing for 30 K-gate masterslice with freely configured SRAM AND/OR ROM blocks was investigated. Multiplier fault coverage was about 93 percent. The validity of on-chip testing was confirmed in masterslices containing over 20 K gates with memory blocks.
ER -
English
