The search functionality is under construction.

Author Search Result

[Author] Hiroki DATE(4hit)

1-4hit
  • Scalable Centralized Control Architecture of Virtual Switch on Large-Scale Network

    Hiroki DATE  Kenichi HIGUCHI  Masaru KATAYAMA  Katsutoshi KODA  

     
    PAPER

      Vol:
    E98-B No:11
      Page(s):
    2160-2170

    Router virtualization is becoming more common as a method that uses network (NW) equipment effectively and robustly similar to server virtualization. Edge routers, which are gateways of core NWs, should be virtualized because they have many functions and resources just as servers do. To virtualize edge routers, a metro NW, which is a wide area layer-2 NW connecting each user's residential gateway to edge routers, must trace dynamic edge router re-allocation by changing the route of each Ethernet flow. Therefore, we propose a scalable centralized control architecture of a virtual layer-2 switch on a metro NW to trace virtual router re-allocation and use metro NW equipment effectively. The proposed scalable control architecture improves the centralized route control performance by processing in parallel on a flow-by-flow basis taking into account route information even in the worst case where edge routers fail. In addition, the architecture can equalize the load among parallel processes dynamically by using two proposed load re-allocation methods to increase the route control performance stably while minimizing the amount of resources for the control. We evaluate the scalability of the proposed architecture through theoretical analysis and experiments on a prototype and show that the proposed architecture increases the number of flows accommodated in a metro NW. Moreover, we evaluate the load re-allocation methods through simulation and show that they can evenly distribute the load among parallel processes. Finally, we show that the proposed architecture can be applied to not only large-scale metro NWs but also to data center NWs, which have recently become an important type of large-scale layer-2 NW.

  • Future Nationwide Optical Network Architecture for Higher Availability and Operability Using Transport SDN Technologies Open Access

    Yoshihiko UEMATSU  Shohei KAMAMURA  Hiroki DATE  Hiroshi YAMAMOTO  Aki FUKUDA  Rie HAYASHI  Katsutoshi KODA  

     
    POSITION PAPER-Transmission Systems and Transmission Equipment for Communications

      Pubricized:
    2017/08/08
      Vol:
    E101-B No:2
      Page(s):
    462-475

    An optical transport network is composed of optical transport systems deployed in thousands of office-buildings. As a common infrastructure to accommodate diversified communication services with drastic traffic growth, it is necessary not only to continuously convey the growing traffic but also to achieve high end-to-end communication quality and availability and provide flexible controllability in cooperation with service layer networks. To achieve high-speed and large-capacity transport systems cost-effectively, system configuration, applied devices, and the manufacturing process have recently begun to change, and the cause of failure or performance degradation has become more complex and diversified. The drastic traffic growth and pattern change of service networks increase the frequency and scale of transport-capacity increase and transport-network reconfiguration in cooperation with service networks. Therefore, drastic traffic growth affects both optical-transport-system configuration and its operational cycles. In this paper, we give an overview of the operational problems emerging in current nationwide optical transport networks, and based on trends analysis for system configuration and network-control schemes, we propose a vision of the future nationwide optical-transport-network architecture expressed using five target features.

  • Recommendation-Based Bandwidth Calendaring for Packet Transport Network

    Shohei KAMAMURA  Rie HAYASHI  Hiroki DATE  Hiroshi YAMAMOTO  Takashi MIYAMURA  Yoshihiko UEMATSU  Kouichi GENDA  

     
    PAPER-Network

      Pubricized:
    2016/08/04
      Vol:
    E100-B No:1
      Page(s):
    122-130

    This paper proposes a recommendation-based bandwidth calendaring system for packet transport networks. The system provides a user-portal interface with which users can directly reserve packet transport resources. In this regard, the system recommends multi-grade (e.g., multi-price) reservation plans. By adjusting grades of plans in accordance with network resource utilization, this system provides not only reservation flexibility for users but also efficient utilization of network resources. For recommending multi-grade plans, pre-computation of resource allocation is required for every time slot. Because the number of time slots is huge, we also propose an algorithm for fast computation of resource allocation based on time-slot aggregation. Our evaluation suggests that our algorithm can produce a sub-optimal solution within quasi-real time for a large-scale network. We also show that our recommendation-based system can increase the service-provider-revenue in peaky traffic demand environments.

  • Low-Offset, Low-Power Latched Comparator Using Capacitive Averaging Technique

    Kenichi OHHATA  Hiroki DATE  Mai ARITA  

     
    PAPER-Electronic Circuits

      Vol:
    E94-C No:12
      Page(s):
    1889-1895

    We propose a capacitive averaging technique applied to a double-tail latched comparator without a preamplifier for an offset reduction technique. Capacitive averaging can be introduced by considering the first stage of the double-tail latched comparator as a capacitive loaded amplifier. This makes it possible to reduce the offset voltage while preventing an increase in power dissipation. A positive feedback technique is also used for the first stage, which maximizes the effectiveness of the capacitive averaging. The capacitive averaging mechanism and the relationship between the offset reduction and the linearity of the amplifier is discussed in detail. Simulation results for a 90-nm CMOS process show that the proposed technique can reduce the offset voltage by 1/3.5 (3 mV) at a power dissipation of only 45 µW.