IEICE TRANSACTIONS on Communications
Reverse Tracing of Forward State Metric in Log-MAP and MAX-Log-MAP Decoders with Fixed Point Precision
Summary :
Serious BER performance degradation due to finite numeric precision in VLSI implementation of Log-MAP and MAX-Log-MAP decoders where forward state metric is calculated using reverse tracing method, is analyzed, and two methods are proposed to overcome this problem, the loser storing method for MAX-Log-MAP and the periodic storing method for Log-MAP and MAX-Log-MAP. Both methods can reduce memory storage size effectively by half, but with additional circuit overhead. Our VLSI implementation examples show that, compared with original method, both methods give about 15% improvement in area and power consumption with identical BER performance.
- Publication
- IEICE TRANSACTIONS on Communications Vol.E86-B No.1 pp.451-455
- Publication Date
- 2003/01/01
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- LETTER
- Category
- Fundamental Theories
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Jaeyoung KWAK, Sook Min PARK, Kwyro LEE, "Reverse Tracing of Forward State Metric in Log-MAP and MAX-Log-MAP Decoders with Fixed Point Precision" in IEICE TRANSACTIONS on Communications,
vol. E86-B, no. 1, pp. 451-455, January 2003, doi: .
Abstract: Serious BER performance degradation due to finite numeric precision in VLSI implementation of Log-MAP and MAX-Log-MAP decoders where forward state metric is calculated using reverse tracing method, is analyzed, and two methods are proposed to overcome this problem, the loser storing method for MAX-Log-MAP and the periodic storing method for Log-MAP and MAX-Log-MAP. Both methods can reduce memory storage size effectively by half, but with additional circuit overhead. Our VLSI implementation examples show that, compared with original method, both methods give about 15% improvement in area and power consumption with identical BER performance.
URL: https://global.ieice.org/en_transactions/communications/10.1587/e86-b_1_451/_p
Copy
@ARTICLE{e86-b_1_451,
author={Jaeyoung KWAK, Sook Min PARK, Kwyro LEE, },
journal={IEICE TRANSACTIONS on Communications},
title={Reverse Tracing of Forward State Metric in Log-MAP and MAX-Log-MAP Decoders with Fixed Point Precision},
year={2003},
volume={E86-B},
number={1},
pages={451-455},
abstract={Serious BER performance degradation due to finite numeric precision in VLSI implementation of Log-MAP and MAX-Log-MAP decoders where forward state metric is calculated using reverse tracing method, is analyzed, and two methods are proposed to overcome this problem, the loser storing method for MAX-Log-MAP and the periodic storing method for Log-MAP and MAX-Log-MAP. Both methods can reduce memory storage size effectively by half, but with additional circuit overhead. Our VLSI implementation examples show that, compared with original method, both methods give about 15% improvement in area and power consumption with identical BER performance.},
keywords={},
doi={},
ISSN={},
month={January},}
Copy
TY - JOUR
TI - Reverse Tracing of Forward State Metric in Log-MAP and MAX-Log-MAP Decoders with Fixed Point Precision
T2 - IEICE TRANSACTIONS on Communications
SP - 451
EP - 455
AU - Jaeyoung KWAK
AU - Sook Min PARK
AU - Kwyro LEE
PY - 2003
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E86-B
IS - 1
JA - IEICE TRANSACTIONS on Communications
Y1 - January 2003
AB - Serious BER performance degradation due to finite numeric precision in VLSI implementation of Log-MAP and MAX-Log-MAP decoders where forward state metric is calculated using reverse tracing method, is analyzed, and two methods are proposed to overcome this problem, the loser storing method for MAX-Log-MAP and the periodic storing method for Log-MAP and MAX-Log-MAP. Both methods can reduce memory storage size effectively by half, but with additional circuit overhead. Our VLSI implementation examples show that, compared with original method, both methods give about 15% improvement in area and power consumption with identical BER performance.
ER -
English
