We present our design and operation of a 6-bit quasi-triangle voltage waveform generator comprising three circuit blocks; an improved variable Pulse Number Multiplier (variable-PNM), a Code Generator (CG), and a Double-Flux-Quantum Amplifier (DFQA). They are integrated into a single chip using a niobium Josephson junction technology. While the multiplication factor of our previous m-bit variable-PNM was limited between 2m-1 and 2m, that of the improved one is extended between 1 and 2m. Correct operations of the 6-bit variable-PNM are confirmed in low-speed testing with respect to the codes from the CG, whereas generation of a 6-bit, 0.20mVpp quasi-triangle voltage waveform is demonstrated with the 10-fold DFQA in high-speed testing.
Yoshitaka TAKAHASHI
The University of Electro-Communica-tions (UEC Tokyo)
Hiroshi SHIMADA
The University of Electro-Communica-tions (UEC Tokyo)
Masaaki MAEZAWA
National Institute of Advanced Industrial Science and Technology
Yoshinao MIZUGAKI
The University of Electro-Communica-tions (UEC Tokyo)
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Yoshitaka TAKAHASHI, Hiroshi SHIMADA, Masaaki MAEZAWA, Yoshinao MIZUGAKI, "Demonstration of 6-bit, 0.20-mVpp Quasi-Triangle Voltage Waveform Generator Based on Pulse-Frequency Modulation" in IEICE TRANSACTIONS on Electronics,
vol. E97-C, no. 3, pp. 194-197, March 2014, doi: 10.1587/transele.E97.C.194.
Abstract: We present our design and operation of a 6-bit quasi-triangle voltage waveform generator comprising three circuit blocks; an improved variable Pulse Number Multiplier (variable-PNM), a Code Generator (CG), and a Double-Flux-Quantum Amplifier (DFQA). They are integrated into a single chip using a niobium Josephson junction technology. While the multiplication factor of our previous m-bit variable-PNM was limited between 2m-1 and 2m, that of the improved one is extended between 1 and 2m. Correct operations of the 6-bit variable-PNM are confirmed in low-speed testing with respect to the codes from the CG, whereas generation of a 6-bit, 0.20mVpp quasi-triangle voltage waveform is demonstrated with the 10-fold DFQA in high-speed testing.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E97.C.194/_p
Copy
@ARTICLE{e97-c_3_194,
author={Yoshitaka TAKAHASHI, Hiroshi SHIMADA, Masaaki MAEZAWA, Yoshinao MIZUGAKI, },
journal={IEICE TRANSACTIONS on Electronics},
title={Demonstration of 6-bit, 0.20-mVpp Quasi-Triangle Voltage Waveform Generator Based on Pulse-Frequency Modulation},
year={2014},
volume={E97-C},
number={3},
pages={194-197},
abstract={We present our design and operation of a 6-bit quasi-triangle voltage waveform generator comprising three circuit blocks; an improved variable Pulse Number Multiplier (variable-PNM), a Code Generator (CG), and a Double-Flux-Quantum Amplifier (DFQA). They are integrated into a single chip using a niobium Josephson junction technology. While the multiplication factor of our previous m-bit variable-PNM was limited between 2m-1 and 2m, that of the improved one is extended between 1 and 2m. Correct operations of the 6-bit variable-PNM are confirmed in low-speed testing with respect to the codes from the CG, whereas generation of a 6-bit, 0.20mVpp quasi-triangle voltage waveform is demonstrated with the 10-fold DFQA in high-speed testing.},
keywords={},
doi={10.1587/transele.E97.C.194},
ISSN={1745-1353},
month={March},}
Copy
TY - JOUR
TI - Demonstration of 6-bit, 0.20-mVpp Quasi-Triangle Voltage Waveform Generator Based on Pulse-Frequency Modulation
T2 - IEICE TRANSACTIONS on Electronics
SP - 194
EP - 197
AU - Yoshitaka TAKAHASHI
AU - Hiroshi SHIMADA
AU - Masaaki MAEZAWA
AU - Yoshinao MIZUGAKI
PY - 2014
DO - 10.1587/transele.E97.C.194
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E97-C
IS - 3
JA - IEICE TRANSACTIONS on Electronics
Y1 - March 2014
AB - We present our design and operation of a 6-bit quasi-triangle voltage waveform generator comprising three circuit blocks; an improved variable Pulse Number Multiplier (variable-PNM), a Code Generator (CG), and a Double-Flux-Quantum Amplifier (DFQA). They are integrated into a single chip using a niobium Josephson junction technology. While the multiplication factor of our previous m-bit variable-PNM was limited between 2m-1 and 2m, that of the improved one is extended between 1 and 2m. Correct operations of the 6-bit variable-PNM are confirmed in low-speed testing with respect to the codes from the CG, whereas generation of a 6-bit, 0.20mVpp quasi-triangle voltage waveform is demonstrated with the 10-fold DFQA in high-speed testing.
ER -