This paper presents a wideband differential amplifier operating at 141GHz in 40-nm CMOS. It is composed of five differential common source stages with cross-coupled capacitors. A small-signal gain of 20dB and a 3-dB bandwidth of 22GHz are achieved. It consumes 75mW from a 0.94-V voltage supply. The die area with balun and pads is 945×842µm2 and the size of the core not including input/output matching networks is 201×284µm2. The small core area is made possible by using a refined “fishbone” layout technique.
Shinsuke HARA
National Institute of Information and Communications Technology
Kosuke KATAYAMA
Hiroshima University
Kyoya TAKANO
Hiroshima University
Issei WATANABE
National Institute of Information and Communications Technology
Norihiko SEKINE
National Institute of Information and Communications Technology
Akifumi KASAMATSU
National Institute of Information and Communications Technology
Takeshi YOSHIDA
Hiroshima University
Shuhei AMAKAWA
Hiroshima University
Minoru FUJISHIMA
Hiroshima University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Shinsuke HARA, Kosuke KATAYAMA, Kyoya TAKANO, Issei WATANABE, Norihiko SEKINE, Akifumi KASAMATSU, Takeshi YOSHIDA, Shuhei AMAKAWA, Minoru FUJISHIMA, "Compact 141-GHz Differential Amplifier with 20-dB Peak Gain and 22-GHz 3-dB Bandwidth" in IEICE TRANSACTIONS on Electronics,
vol. E99-C, no. 10, pp. 1156-1163, October 2016, doi: 10.1587/transele.E99.C.1156.
Abstract: This paper presents a wideband differential amplifier operating at 141GHz in 40-nm CMOS. It is composed of five differential common source stages with cross-coupled capacitors. A small-signal gain of 20dB and a 3-dB bandwidth of 22GHz are achieved. It consumes 75mW from a 0.94-V voltage supply. The die area with balun and pads is 945×842µm2 and the size of the core not including input/output matching networks is 201×284µm2. The small core area is made possible by using a refined “fishbone” layout technique.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E99.C.1156/_p
Copy
@ARTICLE{e99-c_10_1156,
author={Shinsuke HARA, Kosuke KATAYAMA, Kyoya TAKANO, Issei WATANABE, Norihiko SEKINE, Akifumi KASAMATSU, Takeshi YOSHIDA, Shuhei AMAKAWA, Minoru FUJISHIMA, },
journal={IEICE TRANSACTIONS on Electronics},
title={Compact 141-GHz Differential Amplifier with 20-dB Peak Gain and 22-GHz 3-dB Bandwidth},
year={2016},
volume={E99-C},
number={10},
pages={1156-1163},
abstract={This paper presents a wideband differential amplifier operating at 141GHz in 40-nm CMOS. It is composed of five differential common source stages with cross-coupled capacitors. A small-signal gain of 20dB and a 3-dB bandwidth of 22GHz are achieved. It consumes 75mW from a 0.94-V voltage supply. The die area with balun and pads is 945×842µm2 and the size of the core not including input/output matching networks is 201×284µm2. The small core area is made possible by using a refined “fishbone” layout technique.},
keywords={},
doi={10.1587/transele.E99.C.1156},
ISSN={1745-1353},
month={October},}
Copy
TY - JOUR
TI - Compact 141-GHz Differential Amplifier with 20-dB Peak Gain and 22-GHz 3-dB Bandwidth
T2 - IEICE TRANSACTIONS on Electronics
SP - 1156
EP - 1163
AU - Shinsuke HARA
AU - Kosuke KATAYAMA
AU - Kyoya TAKANO
AU - Issei WATANABE
AU - Norihiko SEKINE
AU - Akifumi KASAMATSU
AU - Takeshi YOSHIDA
AU - Shuhei AMAKAWA
AU - Minoru FUJISHIMA
PY - 2016
DO - 10.1587/transele.E99.C.1156
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E99-C
IS - 10
JA - IEICE TRANSACTIONS on Electronics
Y1 - October 2016
AB - This paper presents a wideband differential amplifier operating at 141GHz in 40-nm CMOS. It is composed of five differential common source stages with cross-coupled capacitors. A small-signal gain of 20dB and a 3-dB bandwidth of 22GHz are achieved. It consumes 75mW from a 0.94-V voltage supply. The die area with balun and pads is 945×842µm2 and the size of the core not including input/output matching networks is 201×284µm2. The small core area is made possible by using a refined “fishbone” layout technique.
ER -