Noise-Induced Synchronization among Sub-RF CMOS Analog Oscillators for Skew-Free Clock Distribution

Akira UTAGAWA; Tetsuya ASAI; Tetsuya HIROSE; Yoshihito AMEMIYA

doi:10.1093/ietfec/e91-a.9.2475

Noise-Induced Synchronization among Sub-RF CMOS Analog Oscillators for Skew-Free Clock Distribution

Akira UTAGAWA, Tetsuya ASAI, Tetsuya HIROSE, Yoshihito AMEMIYA

Full Text Views

0

Cite this

Summary :

We present on-chip oscillator arrays synchronized by random noises, aiming at skew-free clock distribution on synchronous digital systems. Nakao et al. recently reported that independent neural oscillators can be synchronized by applying temporal random impulses to the oscillators [1],[2]. We regard neural oscillators as independent clock sources on LSIs; i.e., clock sources are distributed on LSIs, and they are forced to synchronize through the use of random noises. We designed neuron-based clock generators operating at sub-RF region (< 1 GHz) by modifying the original neuron model to a new model that is suitable for CMOS implementation with 0.25-µm CMOS parameters. Through circuit simulations, we demonstrate that i) the clock generators are certainly synchronized by pseudo-random noises and ii) clock generators exhibited phase-locked oscillations even if they had small device mismatches.

Publication: IEICE TRANSACTIONS on Fundamentals Vol.E91-A No.9 pp.2475-2481

Publication Date: 2008/09/01

Publicized

Online ISSN: 1745-1337

DOI: 10.1093/ietfec/e91-a.9.2475

Type of Manuscript: Special Section PAPER (Special Section on Nonlinear Theory and its Applications)

Category: Electronic Circuits and Systems

Cite this

Copy

Akira UTAGAWA, Tetsuya ASAI, Tetsuya HIROSE, Yoshihito AMEMIYA, "Noise-Induced Synchronization among Sub-RF CMOS Analog Oscillators for Skew-Free Clock Distribution" in IEICE TRANSACTIONS on Fundamentals, vol. E91-A, no. 9, pp. 2475-2481, September 2008, doi: 10.1093/ietfec/e91-a.9.2475.
Abstract: We present on-chip oscillator arrays synchronized by random noises, aiming at skew-free clock distribution on synchronous digital systems. Nakao et al. recently reported that independent neural oscillators can be synchronized by applying temporal random impulses to the oscillators [1],[2]. We regard neural oscillators as independent clock sources on LSIs; i.e., clock sources are distributed on LSIs, and they are forced to synchronize through the use of random noises. We designed neuron-based clock generators operating at sub-RF region (< 1 GHz) by modifying the original neuron model to a new model that is suitable for CMOS implementation with 0.25-µm CMOS parameters. Through circuit simulations, we demonstrate that i) the clock generators are certainly synchronized by pseudo-random noises and ii) clock generators exhibited phase-locked oscillations even if they had small device mismatches.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1093/ietfec/e91-a.9.2475/_p

Copy

@ARTICLE{e91-a_9_2475,
author={Akira UTAGAWA, Tetsuya ASAI, Tetsuya HIROSE, Yoshihito AMEMIYA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Noise-Induced Synchronization among Sub-RF CMOS Analog Oscillators for Skew-Free Clock Distribution},
year={2008},
volume={E91-A},
number={9},
pages={2475-2481},
abstract={We present on-chip oscillator arrays synchronized by random noises, aiming at skew-free clock distribution on synchronous digital systems. Nakao et al. recently reported that independent neural oscillators can be synchronized by applying temporal random impulses to the oscillators [1],[2]. We regard neural oscillators as independent clock sources on LSIs; i.e., clock sources are distributed on LSIs, and they are forced to synchronize through the use of random noises. We designed neuron-based clock generators operating at sub-RF region (< 1 GHz) by modifying the original neuron model to a new model that is suitable for CMOS implementation with 0.25-µm CMOS parameters. Through circuit simulations, we demonstrate that i) the clock generators are certainly synchronized by pseudo-random noises and ii) clock generators exhibited phase-locked oscillations even if they had small device mismatches.},
keywords={},
doi={10.1093/ietfec/e91-a.9.2475},
ISSN={1745-1337},
month={September},}

Copy

TY - JOUR
TI - Noise-Induced Synchronization among Sub-RF CMOS Analog Oscillators for Skew-Free Clock Distribution
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2475
EP - 2481
AU - Akira UTAGAWA
AU - Tetsuya ASAI
AU - Tetsuya HIROSE
AU - Yoshihito AMEMIYA
PY - 2008
DO - 10.1093/ietfec/e91-a.9.2475
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E91-A
IS - 9
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - September 2008
AB - We present on-chip oscillator arrays synchronized by random noises, aiming at skew-free clock distribution on synchronous digital systems. Nakao et al. recently reported that independent neural oscillators can be synchronized by applying temporal random impulses to the oscillators [1],[2]. We regard neural oscillators as independent clock sources on LSIs; i.e., clock sources are distributed on LSIs, and they are forced to synchronize through the use of random noises. We designed neuron-based clock generators operating at sub-RF region (< 1 GHz) by modifying the original neuron model to a new model that is suitable for CMOS implementation with 0.25-µm CMOS parameters. Through circuit simulations, we demonstrate that i) the clock generators are certainly synchronized by pseudo-random noises and ii) clock generators exhibited phase-locked oscillations even if they had small device mismatches.
ER -