IEICE TRANSACTIONS on Fundamentals
An Oversampled Sigma-Delta A/D Converter Using UGB Integrator with Gain-Error Compensator
Summary :
An integrator using UGB (unity-gain buffer) is proposed. The UGB has gain error. To improve the gain error of UGB in the integrator, a compensation technique of the gain error of UGB is proposed. Next, second-order ΣΔ A/D converter using UGB integrator with gain-error compensator is proposed. In the proposed circuit, the influence of input-output characteristic is simulated. In the simulation results, the improvement is confirmed. In addition, performance limiting factors due to non ideal effects, e.g., parasitic capacitance and offset voltage, are considered. Validity of the proposed compensation technique for each factor is confirmed in the simulation results.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E77-A No.7 pp.1179-1184
- Publication Date
- 1994/07/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- PAPER
- Category
- Switched Capacitor Circuits
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Kenichi SUGITANI, Fumio UENO, Takahiro INOUE, Takeru YAMASHITA, "An Oversampled Sigma-Delta A/D Converter Using UGB Integrator with Gain-Error Compensator" in IEICE TRANSACTIONS on Fundamentals,
vol. E77-A, no. 7, pp. 1179-1184, July 1994, doi: .
Abstract: An integrator using UGB (unity-gain buffer) is proposed. The UGB has gain error. To improve the gain error of UGB in the integrator, a compensation technique of the gain error of UGB is proposed. Next, second-order ΣΔ A/D converter using UGB integrator with gain-error compensator is proposed. In the proposed circuit, the influence of input-output characteristic is simulated. In the simulation results, the improvement is confirmed. In addition, performance limiting factors due to non ideal effects, e.g., parasitic capacitance and offset voltage, are considered. Validity of the proposed compensation technique for each factor is confirmed in the simulation results.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e77-a_7_1179/_p
Copy
@ARTICLE{e77-a_7_1179,
author={Kenichi SUGITANI, Fumio UENO, Takahiro INOUE, Takeru YAMASHITA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={An Oversampled Sigma-Delta A/D Converter Using UGB Integrator with Gain-Error Compensator},
year={1994},
volume={E77-A},
number={7},
pages={1179-1184},
abstract={An integrator using UGB (unity-gain buffer) is proposed. The UGB has gain error. To improve the gain error of UGB in the integrator, a compensation technique of the gain error of UGB is proposed. Next, second-order ΣΔ A/D converter using UGB integrator with gain-error compensator is proposed. In the proposed circuit, the influence of input-output characteristic is simulated. In the simulation results, the improvement is confirmed. In addition, performance limiting factors due to non ideal effects, e.g., parasitic capacitance and offset voltage, are considered. Validity of the proposed compensation technique for each factor is confirmed in the simulation results.},
keywords={},
doi={},
ISSN={},
month={July},}
Copy
TY - JOUR
TI - An Oversampled Sigma-Delta A/D Converter Using UGB Integrator with Gain-Error Compensator
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1179
EP - 1184
AU - Kenichi SUGITANI
AU - Fumio UENO
AU - Takahiro INOUE
AU - Takeru YAMASHITA
PY - 1994
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E77-A
IS - 7
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - July 1994
AB - An integrator using UGB (unity-gain buffer) is proposed. The UGB has gain error. To improve the gain error of UGB in the integrator, a compensation technique of the gain error of UGB is proposed. Next, second-order ΣΔ A/D converter using UGB integrator with gain-error compensator is proposed. In the proposed circuit, the influence of input-output characteristic is simulated. In the simulation results, the improvement is confirmed. In addition, performance limiting factors due to non ideal effects, e.g., parasitic capacitance and offset voltage, are considered. Validity of the proposed compensation technique for each factor is confirmed in the simulation results.
ER -
English
