Conformance Test of a Logic Synthesis System to the Standard HDL UDL/I

Satoshi YOKOTA; Hiroyuki KANBARA

Conformance Test of a Logic Synthesis System to the Standard HDL UDL/I

Satoshi YOKOTA, Hiroyuki KANBARA

Full Text Views

0

Cite this

Summary :

This paper presents testing methods for a logic synthesis system which supports the standard HDL UDL/I, focusing on conformance test to the language specification. Conformance test, to prove that the system completely satisfies the language specification, is very important to provide a unified design environment for users of CAD tools which support the language. The basic idea of our testing methods is using a logic simulator, due to a limited schedule for the test execution. We classified the test into two: unit test and integration test. Unit test is a test of each individual functionality of the system, and integration test is a test to prove that the whole system works correctly and satisfies the language specification. And we prepared and used various kinds of test data. One of them is the UDL/I Test Suite and it was also utilized to observe progress of language coverage by the system during the test execution.

Publication: IEICE TRANSACTIONS on Fundamentals Vol.E78-A No.12 pp.1742-1748

Publication Date: 1995/12/25

Publicized

Online ISSN

DOI

Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)

Category

Cite this

Copy

Satoshi YOKOTA, Hiroyuki KANBARA, "Conformance Test of a Logic Synthesis System to the Standard HDL UDL/I" in IEICE TRANSACTIONS on Fundamentals, vol. E78-A, no. 12, pp. 1742-1748, December 1995, doi: .
Abstract: This paper presents testing methods for a logic synthesis system which supports the standard HDL UDL/I, focusing on conformance test to the language specification. Conformance test, to prove that the system completely satisfies the language specification, is very important to provide a unified design environment for users of CAD tools which support the language. The basic idea of our testing methods is using a logic simulator, due to a limited schedule for the test execution. We classified the test into two: unit test and integration test. Unit test is a test of each individual functionality of the system, and integration test is a test to prove that the whole system works correctly and satisfies the language specification. And we prepared and used various kinds of test data. One of them is the UDL/I Test Suite and it was also utilized to observe progress of language coverage by the system during the test execution.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e78-a_12_1742/_p

Copy

@ARTICLE{e78-a_12_1742,
author={Satoshi YOKOTA, Hiroyuki KANBARA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Conformance Test of a Logic Synthesis System to the Standard HDL UDL/I},
year={1995},
volume={E78-A},
number={12},
pages={1742-1748},
abstract={This paper presents testing methods for a logic synthesis system which supports the standard HDL UDL/I, focusing on conformance test to the language specification. Conformance test, to prove that the system completely satisfies the language specification, is very important to provide a unified design environment for users of CAD tools which support the language. The basic idea of our testing methods is using a logic simulator, due to a limited schedule for the test execution. We classified the test into two: unit test and integration test. Unit test is a test of each individual functionality of the system, and integration test is a test to prove that the whole system works correctly and satisfies the language specification. And we prepared and used various kinds of test data. One of them is the UDL/I Test Suite and it was also utilized to observe progress of language coverage by the system during the test execution.},
keywords={},
doi={},
ISSN={},
month={December},}

Copy

TY - JOUR
TI - Conformance Test of a Logic Synthesis System to the Standard HDL UDL/I
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1742
EP - 1748
AU - Satoshi YOKOTA
AU - Hiroyuki KANBARA
PY - 1995
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E78-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 1995
AB - This paper presents testing methods for a logic synthesis system which supports the standard HDL UDL/I, focusing on conformance test to the language specification. Conformance test, to prove that the system completely satisfies the language specification, is very important to provide a unified design environment for users of CAD tools which support the language. The basic idea of our testing methods is using a logic simulator, due to a limited schedule for the test execution. We classified the test into two: unit test and integration test. Unit test is a test of each individual functionality of the system, and integration test is a test to prove that the whole system works correctly and satisfies the language specification. And we prepared and used various kinds of test data. One of them is the UDL/I Test Suite and it was also utilized to observe progress of language coverage by the system during the test execution.
ER -