We propose a new compaction problem that allows layout elements to have many shape possibilities. The objective of the problem is to find not only positions but also shapes of layout elements. We present an efficient method to solve the problem--compaction with shape optimization. This method simplifies the problem by considering the optimization of shapes only for the layout elements on a critical path. The layout is compacted step by step while optimizing the shapes of layout elements. Another importance of this compaction technique is that it makes layout to be "recyclable" for other set of device parameters. The experimental examples, which attempt shape optimization and recycle of analog layout, confirms the importance and efficiency of our method.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Kazuhisa OKADA, Hidetoshi ONODERA, Keikichi TAMURA, "Compaction with Shape Optimization and Its Application to Layout Recycling" in IEICE TRANSACTIONS on Fundamentals,
vol. E78-A, no. 2, pp. 169-176, February 1995, doi: .
Abstract: We propose a new compaction problem that allows layout elements to have many shape possibilities. The objective of the problem is to find not only positions but also shapes of layout elements. We present an efficient method to solve the problem--compaction with shape optimization. This method simplifies the problem by considering the optimization of shapes only for the layout elements on a critical path. The layout is compacted step by step while optimizing the shapes of layout elements. Another importance of this compaction technique is that it makes layout to be "recyclable" for other set of device parameters. The experimental examples, which attempt shape optimization and recycle of analog layout, confirms the importance and efficiency of our method.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e78-a_2_169/_p
Copy
@ARTICLE{e78-a_2_169,
author={Kazuhisa OKADA, Hidetoshi ONODERA, Keikichi TAMURA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Compaction with Shape Optimization and Its Application to Layout Recycling},
year={1995},
volume={E78-A},
number={2},
pages={169-176},
abstract={We propose a new compaction problem that allows layout elements to have many shape possibilities. The objective of the problem is to find not only positions but also shapes of layout elements. We present an efficient method to solve the problem--compaction with shape optimization. This method simplifies the problem by considering the optimization of shapes only for the layout elements on a critical path. The layout is compacted step by step while optimizing the shapes of layout elements. Another importance of this compaction technique is that it makes layout to be "recyclable" for other set of device parameters. The experimental examples, which attempt shape optimization and recycle of analog layout, confirms the importance and efficiency of our method.},
keywords={},
doi={},
ISSN={},
month={February},}
Copy
TY - JOUR
TI - Compaction with Shape Optimization and Its Application to Layout Recycling
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 169
EP - 176
AU - Kazuhisa OKADA
AU - Hidetoshi ONODERA
AU - Keikichi TAMURA
PY - 1995
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E78-A
IS - 2
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - February 1995
AB - We propose a new compaction problem that allows layout elements to have many shape possibilities. The objective of the problem is to find not only positions but also shapes of layout elements. We present an efficient method to solve the problem--compaction with shape optimization. This method simplifies the problem by considering the optimization of shapes only for the layout elements on a critical path. The layout is compacted step by step while optimizing the shapes of layout elements. Another importance of this compaction technique is that it makes layout to be "recyclable" for other set of device parameters. The experimental examples, which attempt shape optimization and recycle of analog layout, confirms the importance and efficiency of our method.
ER -