The search functionality is under construction.

The search functionality is under construction.

A chaotic noise is one of the most important implements for information processing such as neural networks. It has been suggested that chaotic neural networks have high performance ability for information processing. In this paper, we report two designs of a compact chaotic noise generator for large integration circuits using CMOS technology. The chaotic noise is generated using map chaos. We design both of the logistic map type and the tent map type circuits. These chaotic noise generators are compact as compared with the other circuits. The results show that the successful chaotic operations of the circuits because of the positive Lyapunov number. We calculate the Lyapunov exponents to certify the results of the chaotic operations. However, it is hard to estimate its accurate number for noisy data using the conventional method. And hence, we propose the modified calculation of the Lyapunov exponent for noisy data. These two circuits are expected to be utilized for various applications.

- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E82-A No.2 pp.364-369

- Publication Date
- 1999/02/25

- Publicized

- Online ISSN

- DOI

- Type of Manuscript
- Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics)

- Category

The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.

Copy

Hidetoshi TANAKA, Shigeo SATO, Koji NAKAJIMA, "Integrated Circuits of Map Chaos Generators" in IEICE TRANSACTIONS on Fundamentals,
vol. E82-A, no. 2, pp. 364-369, February 1999, doi: .

Abstract: A chaotic noise is one of the most important implements for information processing such as neural networks. It has been suggested that chaotic neural networks have high performance ability for information processing. In this paper, we report two designs of a compact chaotic noise generator for large integration circuits using CMOS technology. The chaotic noise is generated using map chaos. We design both of the logistic map type and the tent map type circuits. These chaotic noise generators are compact as compared with the other circuits. The results show that the successful chaotic operations of the circuits because of the positive Lyapunov number. We calculate the Lyapunov exponents to certify the results of the chaotic operations. However, it is hard to estimate its accurate number for noisy data using the conventional method. And hence, we propose the modified calculation of the Lyapunov exponent for noisy data. These two circuits are expected to be utilized for various applications.

URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e82-a_2_364/_p

Copy

@ARTICLE{e82-a_2_364,

author={Hidetoshi TANAKA, Shigeo SATO, Koji NAKAJIMA, },

journal={IEICE TRANSACTIONS on Fundamentals},

title={Integrated Circuits of Map Chaos Generators},

year={1999},

volume={E82-A},

number={2},

pages={364-369},

abstract={A chaotic noise is one of the most important implements for information processing such as neural networks. It has been suggested that chaotic neural networks have high performance ability for information processing. In this paper, we report two designs of a compact chaotic noise generator for large integration circuits using CMOS technology. The chaotic noise is generated using map chaos. We design both of the logistic map type and the tent map type circuits. These chaotic noise generators are compact as compared with the other circuits. The results show that the successful chaotic operations of the circuits because of the positive Lyapunov number. We calculate the Lyapunov exponents to certify the results of the chaotic operations. However, it is hard to estimate its accurate number for noisy data using the conventional method. And hence, we propose the modified calculation of the Lyapunov exponent for noisy data. These two circuits are expected to be utilized for various applications.},

keywords={},

doi={},

ISSN={},

month={February},}

Copy

TY - JOUR

TI - Integrated Circuits of Map Chaos Generators

T2 - IEICE TRANSACTIONS on Fundamentals

SP - 364

EP - 369

AU - Hidetoshi TANAKA

AU - Shigeo SATO

AU - Koji NAKAJIMA

PY - 1999

DO -

JO - IEICE TRANSACTIONS on Fundamentals

SN -

VL - E82-A

IS - 2

JA - IEICE TRANSACTIONS on Fundamentals

Y1 - February 1999

AB - A chaotic noise is one of the most important implements for information processing such as neural networks. It has been suggested that chaotic neural networks have high performance ability for information processing. In this paper, we report two designs of a compact chaotic noise generator for large integration circuits using CMOS technology. The chaotic noise is generated using map chaos. We design both of the logistic map type and the tent map type circuits. These chaotic noise generators are compact as compared with the other circuits. The results show that the successful chaotic operations of the circuits because of the positive Lyapunov number. We calculate the Lyapunov exponents to certify the results of the chaotic operations. However, it is hard to estimate its accurate number for noisy data using the conventional method. And hence, we propose the modified calculation of the Lyapunov exponent for noisy data. These two circuits are expected to be utilized for various applications.

ER -