IEICE TRANSACTIONS on Fundamentals
High Efficiency On-Chip CMOS DC-DC Converters for Mixed Analog-Digital Low-Power ICs
Summary :
In this paper, a new full on-chip high efficiency DC-DC voltage up converter with no inductance element is presented with power efficiency more than 74%. A method in the charge pump is described to have a regulated 3.3 V from 1.5 V for output power 4 mW. For medium power class, 100-200 mW, a boost converter is designed with on-chip inductor for 1.5 V to 3.3 V conversion. A buck converter is also designed for 3.3 V to 1 V conversion with power efficiency 72%. Inductor property of bond-wire is employed in the on-chip inductors. Analysis of efficiency relations and simulation results are presented for 0.35 µm CMOS technology.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E87-A No.2 pp.335-343
- Publication Date
- 2004/02/01
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics)
- Category
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Ali NADERI, Abdollah KHOEI, Khayrollah HADIDI, "High Efficiency On-Chip CMOS DC-DC Converters for Mixed Analog-Digital Low-Power ICs" in IEICE TRANSACTIONS on Fundamentals,
vol. E87-A, no. 2, pp. 335-343, February 2004, doi: .
Abstract: In this paper, a new full on-chip high efficiency DC-DC voltage up converter with no inductance element is presented with power efficiency more than 74%. A method in the charge pump is described to have a regulated 3.3 V from 1.5 V for output power 4 mW. For medium power class, 100-200 mW, a boost converter is designed with on-chip inductor for 1.5 V to 3.3 V conversion. A buck converter is also designed for 3.3 V to 1 V conversion with power efficiency 72%. Inductor property of bond-wire is employed in the on-chip inductors. Analysis of efficiency relations and simulation results are presented for 0.35 µm CMOS technology.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e87-a_2_335/_p
Copy
@ARTICLE{e87-a_2_335,
author={Ali NADERI, Abdollah KHOEI, Khayrollah HADIDI, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={High Efficiency On-Chip CMOS DC-DC Converters for Mixed Analog-Digital Low-Power ICs},
year={2004},
volume={E87-A},
number={2},
pages={335-343},
abstract={In this paper, a new full on-chip high efficiency DC-DC voltage up converter with no inductance element is presented with power efficiency more than 74%. A method in the charge pump is described to have a regulated 3.3 V from 1.5 V for output power 4 mW. For medium power class, 100-200 mW, a boost converter is designed with on-chip inductor for 1.5 V to 3.3 V conversion. A buck converter is also designed for 3.3 V to 1 V conversion with power efficiency 72%. Inductor property of bond-wire is employed in the on-chip inductors. Analysis of efficiency relations and simulation results are presented for 0.35 µm CMOS technology.},
keywords={},
doi={},
ISSN={},
month={February},}
Copy
TY - JOUR
TI - High Efficiency On-Chip CMOS DC-DC Converters for Mixed Analog-Digital Low-Power ICs
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 335
EP - 343
AU - Ali NADERI
AU - Abdollah KHOEI
AU - Khayrollah HADIDI
PY - 2004
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E87-A
IS - 2
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - February 2004
AB - In this paper, a new full on-chip high efficiency DC-DC voltage up converter with no inductance element is presented with power efficiency more than 74%. A method in the charge pump is described to have a regulated 3.3 V from 1.5 V for output power 4 mW. For medium power class, 100-200 mW, a boost converter is designed with on-chip inductor for 1.5 V to 3.3 V conversion. A buck converter is also designed for 3.3 V to 1 V conversion with power efficiency 72%. Inductor property of bond-wire is employed in the on-chip inductors. Analysis of efficiency relations and simulation results are presented for 0.35 µm CMOS technology.
ER -
English
