The search functionality is under construction.
The search functionality is under construction.

A Dynamic Offset Control Technique for Comparator Design in Scaled CMOS Technology

Xiaolei ZHU, Yanfei CHEN, Masaya KIBUNE, Yasumoto TOMITA, Takayuki HAMADA, Hirotaka TAMURA, Sanroku TSUKAMOTO, Tadahiro KURODA

  • Full Text Views

    0

  • Cite this

Summary :

The accuracy of the comparator, which is often determined by its offset, is essential for the resolution of the high performance mixed-signal system. Various design efforts have been made to cancel or calibrate the comparator offset due to many factors like process variations, device thermal noise and input-referred supply noise. However, effective and simple method for offset cancel by applying additional circuits without scarifying the power, speed and area is always challenging. This work explores a dynamic offset control technique that employs charge compensation by timing control. The charge injection and clock feed-through by the latch reset transistor are investigated. A simple method is proposed to generate offset compensation voltage by implementing two source-drain shorted transistors on each regenerative node with timing control signals on their gates. Further analysis for the principle of timing based charge compensation approach for comparator offset control is described. The analysis has been verified by fabricating a 65 nm CMOS 1.2 V 1 GHz comparator that occupies 25 65 µm2 and consumes 380 µW. Circuits for offset control occupies 21% of the areas and 12% of the power consumption of the whole comparator chip.

Publication
IEICE TRANSACTIONS on Fundamentals Vol.E93-A No.12 pp.2456-2462
Publication Date
2010/12/01
Publicized
Online ISSN
1745-1337
DOI
10.1587/transfun.E93.A.2456
Type of Manuscript
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category
Device and Circuit Modeling and Analysis

Authors

Keyword