An Energy-Efficient 24T Flip-Flop Consisting of Standard CMOS Gates for Ultra-Low Power Digital VLSIs

Yuzuru SHIZUKU; Tetsuya HIROSE; Nobutaka KUROKI; Masahiro NUMA; Mitsuji OKADA

doi:10.1587/transfun.E98.A.2600

An Energy-Efficient 24T Flip-Flop Consisting of Standard CMOS Gates for Ultra-Low Power Digital VLSIs

Yuzuru SHIZUKU, Tetsuya HIROSE, Nobutaka KUROKI, Masahiro NUMA, Mitsuji OKADA

Full Text Views

0

Cite this

Summary :

In this paper, we propose a low-power circuit-shared static flip-flop (CS²FF) for extremely low power digital VLSIs. The CS²FF consists of five static NORs and two inverters (INVs). The CS²FF utilizes a positive edge of a buffered clock signal, which is generated from a root clock, to take data into a master latch and a negative edge of the root clock to hold the data in a slave latch. The total number of transistors is only 24, which is the same as the conventional transmission-gate flip flop (TGFF) used in the most standard cell libraries. SPICE simulations in 0.18-µm standard CMOS process demonstrated that our proposed CS²FF achieved clock-to-Q delay of 18.3ns, setup time of 10.0ns, hold time of 5.5ns, and power dissipation of 9.7nW at 1-MHz clock frequency and 0.5-V power supply. The physical design area increased by 16% and power dissipation was reduced by 13% compared with those of conventional TGFF. Measurement results demonstrated that our proposed CS²FF can operate at 0.352V with extremely low energy of 5.93fJ.

Publication: IEICE TRANSACTIONS on Fundamentals Vol.E98-A No.12 pp.2600-2606

Publication Date: 2015/12/01

Publicized

Online ISSN: 1745-1337

DOI: 10.1587/transfun.E98.A.2600

Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)

Category: Circuit Design

Authors

Yuzuru SHIZUKU
  Kobe University
Tetsuya HIROSE
  Kobe University
Nobutaka KUROKI
  Kobe University
Masahiro NUMA
  Kobe University
Mitsuji OKADA
  Research and Development Consultant

Keyword

D flip-flop, low-power, low-voltage, energy-efficient, compact

Cite this

Copy

Yuzuru SHIZUKU, Tetsuya HIROSE, Nobutaka KUROKI, Masahiro NUMA, Mitsuji OKADA, "An Energy-Efficient 24T Flip-Flop Consisting of Standard CMOS Gates for Ultra-Low Power Digital VLSIs" in IEICE TRANSACTIONS on Fundamentals, vol. E98-A, no. 12, pp. 2600-2606, December 2015, doi: 10.1587/transfun.E98.A.2600.
Abstract: In this paper, we propose a low-power circuit-shared static flip-flop (CS²FF) for extremely low power digital VLSIs. The CS²FF consists of five static NORs and two inverters (INVs). The CS²FF utilizes a positive edge of a buffered clock signal, which is generated from a root clock, to take data into a master latch and a negative edge of the root clock to hold the data in a slave latch. The total number of transistors is only 24, which is the same as the conventional transmission-gate flip flop (TGFF) used in the most standard cell libraries. SPICE simulations in 0.18-µm standard CMOS process demonstrated that our proposed CS²FF achieved clock-to-Q delay of 18.3ns, setup time of 10.0ns, hold time of 5.5ns, and power dissipation of 9.7nW at 1-MHz clock frequency and 0.5-V power supply. The physical design area increased by 16% and power dissipation was reduced by 13% compared with those of conventional TGFF. Measurement results demonstrated that our proposed CS²FF can operate at 0.352V with extremely low energy of 5.93fJ.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.E98.A.2600/_p

Copy

@ARTICLE{e98-a_12_2600,
author={Yuzuru SHIZUKU, Tetsuya HIROSE, Nobutaka KUROKI, Masahiro NUMA, Mitsuji OKADA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={An Energy-Efficient 24T Flip-Flop Consisting of Standard CMOS Gates for Ultra-Low Power Digital VLSIs},
year={2015},
volume={E98-A},
number={12},
pages={2600-2606},
abstract={In this paper, we propose a low-power circuit-shared static flip-flop (CS²FF) for extremely low power digital VLSIs. The CS²FF consists of five static NORs and two inverters (INVs). The CS²FF utilizes a positive edge of a buffered clock signal, which is generated from a root clock, to take data into a master latch and a negative edge of the root clock to hold the data in a slave latch. The total number of transistors is only 24, which is the same as the conventional transmission-gate flip flop (TGFF) used in the most standard cell libraries. SPICE simulations in 0.18-µm standard CMOS process demonstrated that our proposed CS²FF achieved clock-to-Q delay of 18.3ns, setup time of 10.0ns, hold time of 5.5ns, and power dissipation of 9.7nW at 1-MHz clock frequency and 0.5-V power supply. The physical design area increased by 16% and power dissipation was reduced by 13% compared with those of conventional TGFF. Measurement results demonstrated that our proposed CS²FF can operate at 0.352V with extremely low energy of 5.93fJ.},
keywords={},
doi={10.1587/transfun.E98.A.2600},
ISSN={1745-1337},
month={December},}

Copy

TY - JOUR
TI - An Energy-Efficient 24T Flip-Flop Consisting of Standard CMOS Gates for Ultra-Low Power Digital VLSIs
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2600
EP - 2606
AU - Yuzuru SHIZUKU
AU - Tetsuya HIROSE
AU - Nobutaka KUROKI
AU - Masahiro NUMA
AU - Mitsuji OKADA
PY - 2015
DO - 10.1587/transfun.E98.A.2600
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E98-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2015
AB - In this paper, we propose a low-power circuit-shared static flip-flop (CS²FF) for extremely low power digital VLSIs. The CS²FF consists of five static NORs and two inverters (INVs). The CS²FF utilizes a positive edge of a buffered clock signal, which is generated from a root clock, to take data into a master latch and a negative edge of the root clock to hold the data in a slave latch. The total number of transistors is only 24, which is the same as the conventional transmission-gate flip flop (TGFF) used in the most standard cell libraries. SPICE simulations in 0.18-µm standard CMOS process demonstrated that our proposed CS²FF achieved clock-to-Q delay of 18.3ns, setup time of 10.0ns, hold time of 5.5ns, and power dissipation of 9.7nW at 1-MHz clock frequency and 0.5-V power supply. The physical design area increased by 16% and power dissipation was reduced by 13% compared with those of conventional TGFF. Measurement results demonstrated that our proposed CS²FF can operate at 0.352V with extremely low energy of 5.93fJ.
ER -