A Study on Fanout Optimization of SRAM Decoder with a Line Capacitance
Summary :
This letter describes the fan-out optimization method of the SRAM decoder having line capacitance that minimizes the total delay time. It is shown that the total delay time of the SRAM decoder optimized by this mothod is less than that of the equal fan-out condition.
- Publication
- IEICE TRANSACTIONS on transactions Vol.E73-E No.11 pp.1855-1857
- Publication Date
- 1990/11/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section LETTER (Special Issue on 1990 Autumn Natl. Conv. IEICE)
- Category
- Integrated Circuits
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Shigeki OHBAYASHI, Tomohisa WADA, Toshihiko HIROSE, Kenji ANAMI, "A Study on Fanout Optimization of SRAM Decoder with a Line Capacitance" in IEICE TRANSACTIONS on transactions,
vol. E73-E, no. 11, pp. 1855-1857, November 1990, doi: .
Abstract: This letter describes the fan-out optimization method of the SRAM decoder having line capacitance that minimizes the total delay time. It is shown that the total delay time of the SRAM decoder optimized by this mothod is less than that of the equal fan-out condition.
URL: https://global.ieice.org/en_transactions/transactions/10.1587/e73-e_11_1855/_p
Copy
@ARTICLE{e73-e_11_1855,
author={Shigeki OHBAYASHI, Tomohisa WADA, Toshihiko HIROSE, Kenji ANAMI, },
journal={IEICE TRANSACTIONS on transactions},
title={A Study on Fanout Optimization of SRAM Decoder with a Line Capacitance},
year={1990},
volume={E73-E},
number={11},
pages={1855-1857},
abstract={This letter describes the fan-out optimization method of the SRAM decoder having line capacitance that minimizes the total delay time. It is shown that the total delay time of the SRAM decoder optimized by this mothod is less than that of the equal fan-out condition.},
keywords={},
doi={},
ISSN={},
month={November},}
Copy
TY - JOUR
TI - A Study on Fanout Optimization of SRAM Decoder with a Line Capacitance
T2 - IEICE TRANSACTIONS on transactions
SP - 1855
EP - 1857
AU - Shigeki OHBAYASHI
AU - Tomohisa WADA
AU - Toshihiko HIROSE
AU - Kenji ANAMI
PY - 1990
DO -
JO - IEICE TRANSACTIONS on transactions
SN -
VL - E73-E
IS - 11
JA - IEICE TRANSACTIONS on transactions
Y1 - November 1990
AB - This letter describes the fan-out optimization method of the SRAM decoder having line capacitance that minimizes the total delay time. It is shown that the total delay time of the SRAM decoder optimized by this mothod is less than that of the equal fan-out condition.
ER -
English
