IEICE TRANSACTIONS on Electronics
Asymmetric Single Electron Turnstile and Its Electronic Circuit Applications
Summary :
The basic operation characteristics of an asymmetric turnstile which transfers each electron one by one in one direction is described. A novel single electron counter circuit consisting of the asymmetric turnstiles, a load capacitor and an inverter which counts the number of high inputs is proposed. Monte Carlo circuit simulations reveal that the gate clock time of the counter circuit should be long enough to achieve allowable minimum error rate. The counter circuit implementing asymmetric single electron turnstiles is demonstrated to be applicable to a noise reduction system, a Winner-Take-All circuit and an artificial neuron circuit.
- Publication
- IEICE TRANSACTIONS on Electronics Vol.E81-C No.1 pp.57-62
- Publication Date
- 1998/01/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section PAPER (Special Issue on Technology Challenges for Single Electron Devices)
- Category
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Masaharu KIRIHARA, Kenji TANIGUCHI, "Asymmetric Single Electron Turnstile and Its Electronic Circuit Applications" in IEICE TRANSACTIONS on Electronics,
vol. E81-C, no. 1, pp. 57-62, January 1998, doi: .
Abstract: The basic operation characteristics of an asymmetric turnstile which transfers each electron one by one in one direction is described. A novel single electron counter circuit consisting of the asymmetric turnstiles, a load capacitor and an inverter which counts the number of high inputs is proposed. Monte Carlo circuit simulations reveal that the gate clock time of the counter circuit should be long enough to achieve allowable minimum error rate. The counter circuit implementing asymmetric single electron turnstiles is demonstrated to be applicable to a noise reduction system, a Winner-Take-All circuit and an artificial neuron circuit.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e81-c_1_57/_p
Copy
@ARTICLE{e81-c_1_57,
author={Masaharu KIRIHARA, Kenji TANIGUCHI, },
journal={IEICE TRANSACTIONS on Electronics},
title={Asymmetric Single Electron Turnstile and Its Electronic Circuit Applications},
year={1998},
volume={E81-C},
number={1},
pages={57-62},
abstract={The basic operation characteristics of an asymmetric turnstile which transfers each electron one by one in one direction is described. A novel single electron counter circuit consisting of the asymmetric turnstiles, a load capacitor and an inverter which counts the number of high inputs is proposed. Monte Carlo circuit simulations reveal that the gate clock time of the counter circuit should be long enough to achieve allowable minimum error rate. The counter circuit implementing asymmetric single electron turnstiles is demonstrated to be applicable to a noise reduction system, a Winner-Take-All circuit and an artificial neuron circuit.},
keywords={},
doi={},
ISSN={},
month={January},}
Copy
TY - JOUR
TI - Asymmetric Single Electron Turnstile and Its Electronic Circuit Applications
T2 - IEICE TRANSACTIONS on Electronics
SP - 57
EP - 62
AU - Masaharu KIRIHARA
AU - Kenji TANIGUCHI
PY - 1998
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E81-C
IS - 1
JA - IEICE TRANSACTIONS on Electronics
Y1 - January 1998
AB - The basic operation characteristics of an asymmetric turnstile which transfers each electron one by one in one direction is described. A novel single electron counter circuit consisting of the asymmetric turnstiles, a load capacitor and an inverter which counts the number of high inputs is proposed. Monte Carlo circuit simulations reveal that the gate clock time of the counter circuit should be long enough to achieve allowable minimum error rate. The counter circuit implementing asymmetric single electron turnstiles is demonstrated to be applicable to a noise reduction system, a Winner-Take-All circuit and an artificial neuron circuit.
ER -
English
