IEICE TRANSACTIONS on Electronics
A Feed-Forward Time Amplifier Using a Phase Detector and Variable Delay Lines
Summary :
This paper describes a high-speed, robust, scalable, and low-cost feed-forward time amplifier that uses phase detectors and variable delay lines. The amplifier works by detecting the time difference between two rising input edges with a phase detector and adjusting the delay of the variable delay line accordingly. A test chip was designed and fabricated in 65 nm CMOS. The measured resulting performance indicates that it is possible to amplify time difference while maintaining high-speed operation.
- Publication
- IEICE TRANSACTIONS on Electronics Vol.E96-C No.6 pp.920-922
- Publication Date
- 2013/06/01
- Publicized
- Online ISSN
- 1745-1353
- DOI
- 10.1587/transele.E96.C.920
- Type of Manuscript
- BRIEF PAPER
- Category
Authors
Kiichi NIITSU
Nagoya University
Naohiro HARIGAI
Gunma University
Takahiro J. YAMAGUCHI
Gunma University
Haruo KOBAYASHI
Gunma University
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Kiichi NIITSU, Naohiro HARIGAI, Takahiro J. YAMAGUCHI, Haruo KOBAYASHI, "A Feed-Forward Time Amplifier Using a Phase Detector and Variable Delay Lines" in IEICE TRANSACTIONS on Electronics,
vol. E96-C, no. 6, pp. 920-922, June 2013, doi: 10.1587/transele.E96.C.920.
Abstract: This paper describes a high-speed, robust, scalable, and low-cost feed-forward time amplifier that uses phase detectors and variable delay lines. The amplifier works by detecting the time difference between two rising input edges with a phase detector and adjusting the delay of the variable delay line accordingly. A test chip was designed and fabricated in 65 nm CMOS. The measured resulting performance indicates that it is possible to amplify time difference while maintaining high-speed operation.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E96.C.920/_p
Copy
@ARTICLE{e96-c_6_920,
author={Kiichi NIITSU, Naohiro HARIGAI, Takahiro J. YAMAGUCHI, Haruo KOBAYASHI, },
journal={IEICE TRANSACTIONS on Electronics},
title={A Feed-Forward Time Amplifier Using a Phase Detector and Variable Delay Lines},
year={2013},
volume={E96-C},
number={6},
pages={920-922},
abstract={This paper describes a high-speed, robust, scalable, and low-cost feed-forward time amplifier that uses phase detectors and variable delay lines. The amplifier works by detecting the time difference between two rising input edges with a phase detector and adjusting the delay of the variable delay line accordingly. A test chip was designed and fabricated in 65 nm CMOS. The measured resulting performance indicates that it is possible to amplify time difference while maintaining high-speed operation.},
keywords={},
doi={10.1587/transele.E96.C.920},
ISSN={1745-1353},
month={June},}
Copy
TY - JOUR
TI - A Feed-Forward Time Amplifier Using a Phase Detector and Variable Delay Lines
T2 - IEICE TRANSACTIONS on Electronics
SP - 920
EP - 922
AU - Kiichi NIITSU
AU - Naohiro HARIGAI
AU - Takahiro J. YAMAGUCHI
AU - Haruo KOBAYASHI
PY - 2013
DO - 10.1587/transele.E96.C.920
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E96-C
IS - 6
JA - IEICE TRANSACTIONS on Electronics
Y1 - June 2013
AB - This paper describes a high-speed, robust, scalable, and low-cost feed-forward time amplifier that uses phase detectors and variable delay lines. The amplifier works by detecting the time difference between two rising input edges with a phase detector and adjusting the delay of the variable delay line accordingly. A test chip was designed and fabricated in 65 nm CMOS. The measured resulting performance indicates that it is possible to amplify time difference while maintaining high-speed operation.
ER -
English
