This paper proposes an ultra-low power fully on-chip CMOS relaxation oscillator (ROSC) for a real-time clock application. The proposed ROSC employs a compensation circuit of a comparator's non-idealities caused by offset voltage and delay time. The ROSC can generate a stable, and 32-kHz oscillation clock frequency without increasing power dissipation by using a low reference voltage and employing a novel compensation architecture for comparators. Measurement results in a 0.18-μm CMOS process demonstrated that the circuit can generate a stable clock frequency of 32.55 kHz with low power dissipation of 472 nW at 1.8-V power supply. Measured line regulation and temperature coefficient were 1.1%/V and 120 ppm/°C, respectively.
Keishi TSUBAKI
Kobe University
Tetsuya HIROSE
Kobe University
Nobutaka KUROKI
Kobe University
Masahiro NUMA
Kobe University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Keishi TSUBAKI, Tetsuya HIROSE, Nobutaka KUROKI, Masahiro NUMA, "A 32-kHz Real-Time Clock Oscillator with On-Chip PVT Variation Compensation Circuit for Ultra-Low Power MCUs" in IEICE TRANSACTIONS on Electronics,
vol. E98-C, no. 5, pp. 446-453, May 2015, doi: 10.1587/transele.E98.C.446.
Abstract: This paper proposes an ultra-low power fully on-chip CMOS relaxation oscillator (ROSC) for a real-time clock application. The proposed ROSC employs a compensation circuit of a comparator's non-idealities caused by offset voltage and delay time. The ROSC can generate a stable, and 32-kHz oscillation clock frequency without increasing power dissipation by using a low reference voltage and employing a novel compensation architecture for comparators. Measurement results in a 0.18-μm CMOS process demonstrated that the circuit can generate a stable clock frequency of 32.55 kHz with low power dissipation of 472 nW at 1.8-V power supply. Measured line regulation and temperature coefficient were 1.1%/V and 120 ppm/°C, respectively.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E98.C.446/_p
Copy
@ARTICLE{e98-c_5_446,
author={Keishi TSUBAKI, Tetsuya HIROSE, Nobutaka KUROKI, Masahiro NUMA, },
journal={IEICE TRANSACTIONS on Electronics},
title={A 32-kHz Real-Time Clock Oscillator with On-Chip PVT Variation Compensation Circuit for Ultra-Low Power MCUs},
year={2015},
volume={E98-C},
number={5},
pages={446-453},
abstract={This paper proposes an ultra-low power fully on-chip CMOS relaxation oscillator (ROSC) for a real-time clock application. The proposed ROSC employs a compensation circuit of a comparator's non-idealities caused by offset voltage and delay time. The ROSC can generate a stable, and 32-kHz oscillation clock frequency without increasing power dissipation by using a low reference voltage and employing a novel compensation architecture for comparators. Measurement results in a 0.18-μm CMOS process demonstrated that the circuit can generate a stable clock frequency of 32.55 kHz with low power dissipation of 472 nW at 1.8-V power supply. Measured line regulation and temperature coefficient were 1.1%/V and 120 ppm/°C, respectively.},
keywords={},
doi={10.1587/transele.E98.C.446},
ISSN={1745-1353},
month={May},}
Copy
TY - JOUR
TI - A 32-kHz Real-Time Clock Oscillator with On-Chip PVT Variation Compensation Circuit for Ultra-Low Power MCUs
T2 - IEICE TRANSACTIONS on Electronics
SP - 446
EP - 453
AU - Keishi TSUBAKI
AU - Tetsuya HIROSE
AU - Nobutaka KUROKI
AU - Masahiro NUMA
PY - 2015
DO - 10.1587/transele.E98.C.446
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E98-C
IS - 5
JA - IEICE TRANSACTIONS on Electronics
Y1 - May 2015
AB - This paper proposes an ultra-low power fully on-chip CMOS relaxation oscillator (ROSC) for a real-time clock application. The proposed ROSC employs a compensation circuit of a comparator's non-idealities caused by offset voltage and delay time. The ROSC can generate a stable, and 32-kHz oscillation clock frequency without increasing power dissipation by using a low reference voltage and employing a novel compensation architecture for comparators. Measurement results in a 0.18-μm CMOS process demonstrated that the circuit can generate a stable clock frequency of 32.55 kHz with low power dissipation of 472 nW at 1.8-V power supply. Measured line regulation and temperature coefficient were 1.1%/V and 120 ppm/°C, respectively.
ER -