IEICE TRANSACTIONS on Fundamentals
Second-Order Polynomial Expressions for On-Chip Interconnect Capacitance
Summary :
Simple closed-form expressions for efficiently calculating on-chip interconnect capacitances are presented. The formulas are expressed with second-order polynomial functions which do not include exponential functions. The runtime of the proposed formulas is about 2-10 times faster than those of existing formulas. The root mean square (RMS) errors of the proposed formulas are within 1.5%, 1.3%, 3.1%, and 4.6% of the results obtained by a field solver for structures with one line above a ground plane, one line between ground planes, three lines above a ground plane, and three lines between ground planes, respectively. The proposed formulas are also superior in accuracy to existing formulas.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E88-A No.12 pp.3453-3462
- Publication Date
- 2005/12/01
- Publicized
- Online ISSN
- DOI
- 10.1093/ietfec/e88-a.12.3453
- Type of Manuscript
- Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
- Category
- Interconnect
Authors
Atsushi KUROKAWA
Masanori HASHIMOTO
Akira KASEBE
Zhangcai HUANG
Yun YANG
Yasuaki INOUE
Ryosuke INAGAKI
Hiroo MASUDA
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Atsushi KUROKAWA, Masanori HASHIMOTO, Akira KASEBE, Zhangcai HUANG, Yun YANG, Yasuaki INOUE, Ryosuke INAGAKI, Hiroo MASUDA, "Second-Order Polynomial Expressions for On-Chip Interconnect Capacitance" in IEICE TRANSACTIONS on Fundamentals,
vol. E88-A, no. 12, pp. 3453-3462, December 2005, doi: 10.1093/ietfec/e88-a.12.3453.
Abstract: Simple closed-form expressions for efficiently calculating on-chip interconnect capacitances are presented. The formulas are expressed with second-order polynomial functions which do not include exponential functions. The runtime of the proposed formulas is about 2-10 times faster than those of existing formulas. The root mean square (RMS) errors of the proposed formulas are within 1.5%, 1.3%, 3.1%, and 4.6% of the results obtained by a field solver for structures with one line above a ground plane, one line between ground planes, three lines above a ground plane, and three lines between ground planes, respectively. The proposed formulas are also superior in accuracy to existing formulas.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1093/ietfec/e88-a.12.3453/_p
Copy
@ARTICLE{e88-a_12_3453,
author={Atsushi KUROKAWA, Masanori HASHIMOTO, Akira KASEBE, Zhangcai HUANG, Yun YANG, Yasuaki INOUE, Ryosuke INAGAKI, Hiroo MASUDA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Second-Order Polynomial Expressions for On-Chip Interconnect Capacitance},
year={2005},
volume={E88-A},
number={12},
pages={3453-3462},
abstract={Simple closed-form expressions for efficiently calculating on-chip interconnect capacitances are presented. The formulas are expressed with second-order polynomial functions which do not include exponential functions. The runtime of the proposed formulas is about 2-10 times faster than those of existing formulas. The root mean square (RMS) errors of the proposed formulas are within 1.5%, 1.3%, 3.1%, and 4.6% of the results obtained by a field solver for structures with one line above a ground plane, one line between ground planes, three lines above a ground plane, and three lines between ground planes, respectively. The proposed formulas are also superior in accuracy to existing formulas.},
keywords={},
doi={10.1093/ietfec/e88-a.12.3453},
ISSN={},
month={December},}
Copy
TY - JOUR
TI - Second-Order Polynomial Expressions for On-Chip Interconnect Capacitance
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 3453
EP - 3462
AU - Atsushi KUROKAWA
AU - Masanori HASHIMOTO
AU - Akira KASEBE
AU - Zhangcai HUANG
AU - Yun YANG
AU - Yasuaki INOUE
AU - Ryosuke INAGAKI
AU - Hiroo MASUDA
PY - 2005
DO - 10.1093/ietfec/e88-a.12.3453
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E88-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2005
AB - Simple closed-form expressions for efficiently calculating on-chip interconnect capacitances are presented. The formulas are expressed with second-order polynomial functions which do not include exponential functions. The runtime of the proposed formulas is about 2-10 times faster than those of existing formulas. The root mean square (RMS) errors of the proposed formulas are within 1.5%, 1.3%, 3.1%, and 4.6% of the results obtained by a field solver for structures with one line above a ground plane, one line between ground planes, three lines above a ground plane, and three lines between ground planes, respectively. The proposed formulas are also superior in accuracy to existing formulas.
ER -
English
