Low-Voltage CMOS Voltage-Mode Divider and Its Application

Weihsing LIU; Shen-Iuan LIU

Low-Voltage CMOS Voltage-Mode Divider and Its Application

Weihsing LIU, Shen-Iuan LIU

Full Text Views

0

Cite this

Summary :

A CMOS voltage-mode divider, which can operate for low supply voltage and low power dissipation, is presented in this paper. The proposed voltage-mode divider can be used to realize a pseudo-exponential function generator. The experimental results of the proposed voltage-mode divider show that, under the supply voltage V_DD=2.5 V, the linearity error is less than 1.18% and the power consumption is only 102 µW. Also the proposed pseudo-exponential function generator exhibits a 15 dB output dynamic range and the linear error is less than1.54%. Both the proposed circuits have been fabricated in a 0.5 µm N-well CMOS 2P2M process. The proposed circuits are expected to be useful in analog signal processing applications.

Publication: IEICE TRANSACTIONS on Fundamentals Vol.E87-A No.2 pp.330-334

Publication Date: 2004/02/01

Publicized

Online ISSN

DOI

Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics)

Category

Cite this

Copy

Weihsing LIU, Shen-Iuan LIU, "Low-Voltage CMOS Voltage-Mode Divider and Its Application" in IEICE TRANSACTIONS on Fundamentals, vol. E87-A, no. 2, pp. 330-334, February 2004, doi: .
Abstract: A CMOS voltage-mode divider, which can operate for low supply voltage and low power dissipation, is presented in this paper. The proposed voltage-mode divider can be used to realize a pseudo-exponential function generator. The experimental results of the proposed voltage-mode divider show that, under the supply voltage V_DD=2.5 V, the linearity error is less than 1.18% and the power consumption is only 102 µW. Also the proposed pseudo-exponential function generator exhibits a 15 dB output dynamic range and the linear error is less than1.54%. Both the proposed circuits have been fabricated in a 0.5 µm N-well CMOS 2P2M process. The proposed circuits are expected to be useful in analog signal processing applications.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e87-a_2_330/_p

Copy

@ARTICLE{e87-a_2_330,
author={Weihsing LIU, Shen-Iuan LIU, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Low-Voltage CMOS Voltage-Mode Divider and Its Application},
year={2004},
volume={E87-A},
number={2},
pages={330-334},
abstract={A CMOS voltage-mode divider, which can operate for low supply voltage and low power dissipation, is presented in this paper. The proposed voltage-mode divider can be used to realize a pseudo-exponential function generator. The experimental results of the proposed voltage-mode divider show that, under the supply voltage V_DD=2.5 V, the linearity error is less than 1.18% and the power consumption is only 102 µW. Also the proposed pseudo-exponential function generator exhibits a 15 dB output dynamic range and the linear error is less than1.54%. Both the proposed circuits have been fabricated in a 0.5 µm N-well CMOS 2P2M process. The proposed circuits are expected to be useful in analog signal processing applications.},
keywords={},
doi={},
ISSN={},
month={February},}

Copy

TY - JOUR
TI - Low-Voltage CMOS Voltage-Mode Divider and Its Application
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 330
EP - 334
AU - Weihsing LIU
AU - Shen-Iuan LIU
PY - 2004
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E87-A
IS - 2
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - February 2004
AB - A CMOS voltage-mode divider, which can operate for low supply voltage and low power dissipation, is presented in this paper. The proposed voltage-mode divider can be used to realize a pseudo-exponential function generator. The experimental results of the proposed voltage-mode divider show that, under the supply voltage V_DD=2.5 V, the linearity error is less than 1.18% and the power consumption is only 102 µW. Also the proposed pseudo-exponential function generator exhibits a 15 dB output dynamic range and the linear error is less than1.54%. Both the proposed circuits have been fabricated in a 0.5 µm N-well CMOS 2P2M process. The proposed circuits are expected to be useful in analog signal processing applications.
ER -