The search functionality is under construction.

IEICE TRANSACTIONS on Fundamentals

Low-Voltage Wireless Analog CMOS Circuits toward 0.5 V Operation

Toshimasa MATSUOKA, Jun WANG, Takao KIHARA, Hyunju HAM, Kenji TANIGUCHI

  • Full Text Views

    0

  • Cite this

Summary :

This paper introduces several techniques for achieving RF and analog CMOS circuits for wireless communication systems under ultra-low-voltage supply, such as 0.5 V. Forward body biasing and inverter-based circuit techniques were applied in the design of a feedforward Δ-ΣA/D modulator operating with a 0.5 V supply. Transformer utilization is also presented as an inductor area reduction technique. In addition, application of stochastic resonance to A/D conversion is discussed as a future technology.

Publication
IEICE TRANSACTIONS on Fundamentals Vol.E93-A No.2 pp.356-366
Publication Date
2010/02/01
Publicized
Online ISSN
1745-1337
DOI
10.1587/transfun.E93.A.356
Type of Manuscript
Special Section INVITED PAPER (Special Section on Analog Circuit Techniques and Related Topics)
Category

Authors

Keyword