The search functionality is under construction.

IEICE TRANSACTIONS on Electronics

1.0 ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells

Shingo MANDAI, Tetsuya IIZUKA, Toru NAKURA, Makoto IKEDA, Kunihiro ASADA

  • Full Text Views

    0

  • Cite this

Summary :

This paper proposes a time-to-digital converter (TDC) utilizing the cascaded time difference amplifier (TDA) and shows measurement results with 0.18 µm CMOS. The proposed TDC operates in two modes, a wide input range mode and a fine time resolution mode. We employ a non-linearity calibration technique based on a lookup table. The wide input range mode shows 10.2 ps time resolution over 1.3 ns input range with DNL and INL of +0.8/-0.7LSB and +0.8/-0.4LSB, respectively. The fine time resolution mode shows 1.0 ps time resolution over 60 ps input range with DNL and INL of +0.9/-0.9LSB and +0.8/-1.0LSB, respectively.

Publication
IEICE TRANSACTIONS on Electronics Vol.E94-C No.6 pp.1098-1104
Publication Date
2011/06/01
Publicized
Online ISSN
1745-1353
DOI
10.1587/transele.E94.C.1098
Type of Manuscript
PAPER
Category
Electronic Circuits

Authors

Keyword