A Low-Noise, High-Gain Quasi-Millimeter-Wave Receiver MMIC with a Very High Degree of Integration Using 3D-MMIC Technology

Takana KAHO; Yo YAMAGUCHI; Kazuhiro UEHARA; Kiyomichi ARAKI

doi:10.1587/transele.E94.C.1548

A Low-Noise, High-Gain Quasi-Millimeter-Wave Receiver MMIC with a Very High Degree of Integration Using 3D-MMIC Technology

Takana KAHO, Yo YAMAGUCHI, Kazuhiro UEHARA, Kiyomichi ARAKI

Full Text Views

0

Cite this

Summary :

We present a highly integrated quasi-millimeter-wave receiver MMIC that integrates 22 circuits in a 3 2.3 mm area using three-dimensional MMIC (3D-MMIC) technology. The MMIC achieves low noise (3 dB) and high gain (41 dB) at 26 GHz by using an on-chip image reject filter. It integrates a multiply-by-eight (X8) local oscillator (LO) chain with the IF frequency of the 2.4 GHz band and can use low-cost voltage-controlled oscillators (VCOs) and demodulators in a 2–3 GHz frequency band. Multilayer inductors contribute to the miniaturization especially in a 2–12 GHz frequency band. Furthermore, it achieves a high dynamic range by using two step attenuators with a new built-in inverter using an N-channel depression field-effect transistor (FET). The power consumption of the MMIC is only 450 mW.

Publication: IEICE TRANSACTIONS on Electronics Vol.E94-C No.10 pp.1548-1556

Publication Date: 2011/10/01

Publicized

Online ISSN: 1745-1353

DOI: 10.1587/transele.E94.C.1548

Type of Manuscript: Special Section PAPER (Special Section on Microwave and Millimeter-Wave Technology)

Category: Active Devices and Circuits

Cite this

Copy

Takana KAHO, Yo YAMAGUCHI, Kazuhiro UEHARA, Kiyomichi ARAKI, "A Low-Noise, High-Gain Quasi-Millimeter-Wave Receiver MMIC with a Very High Degree of Integration Using 3D-MMIC Technology" in IEICE TRANSACTIONS on Electronics, vol. E94-C, no. 10, pp. 1548-1556, October 2011, doi: 10.1587/transele.E94.C.1548.
Abstract: We present a highly integrated quasi-millimeter-wave receiver MMIC that integrates 22 circuits in a 3 2.3 mm area using three-dimensional MMIC (3D-MMIC) technology. The MMIC achieves low noise (3 dB) and high gain (41 dB) at 26 GHz by using an on-chip image reject filter. It integrates a multiply-by-eight (X8) local oscillator (LO) chain with the IF frequency of the 2.4 GHz band and can use low-cost voltage-controlled oscillators (VCOs) and demodulators in a 2–3 GHz frequency band. Multilayer inductors contribute to the miniaturization especially in a 2–12 GHz frequency band. Furthermore, it achieves a high dynamic range by using two step attenuators with a new built-in inverter using an N-channel depression field-effect transistor (FET). The power consumption of the MMIC is only 450 mW.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E94.C.1548/_p

Copy

@ARTICLE{e94-c_10_1548,
author={Takana KAHO, Yo YAMAGUCHI, Kazuhiro UEHARA, Kiyomichi ARAKI, },
journal={IEICE TRANSACTIONS on Electronics},
title={A Low-Noise, High-Gain Quasi-Millimeter-Wave Receiver MMIC with a Very High Degree of Integration Using 3D-MMIC Technology},
year={2011},
volume={E94-C},
number={10},
pages={1548-1556},
abstract={We present a highly integrated quasi-millimeter-wave receiver MMIC that integrates 22 circuits in a 3 2.3 mm area using three-dimensional MMIC (3D-MMIC) technology. The MMIC achieves low noise (3 dB) and high gain (41 dB) at 26 GHz by using an on-chip image reject filter. It integrates a multiply-by-eight (X8) local oscillator (LO) chain with the IF frequency of the 2.4 GHz band and can use low-cost voltage-controlled oscillators (VCOs) and demodulators in a 2–3 GHz frequency band. Multilayer inductors contribute to the miniaturization especially in a 2–12 GHz frequency band. Furthermore, it achieves a high dynamic range by using two step attenuators with a new built-in inverter using an N-channel depression field-effect transistor (FET). The power consumption of the MMIC is only 450 mW.},
keywords={},
doi={10.1587/transele.E94.C.1548},
ISSN={1745-1353},
month={October},}

Copy

TY - JOUR
TI - A Low-Noise, High-Gain Quasi-Millimeter-Wave Receiver MMIC with a Very High Degree of Integration Using 3D-MMIC Technology
T2 - IEICE TRANSACTIONS on Electronics
SP - 1548
EP - 1556
AU - Takana KAHO
AU - Yo YAMAGUCHI
AU - Kazuhiro UEHARA
AU - Kiyomichi ARAKI
PY - 2011
DO - 10.1587/transele.E94.C.1548
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E94-C
IS - 10
JA - IEICE TRANSACTIONS on Electronics
Y1 - October 2011
AB - We present a highly integrated quasi-millimeter-wave receiver MMIC that integrates 22 circuits in a 3 2.3 mm area using three-dimensional MMIC (3D-MMIC) technology. The MMIC achieves low noise (3 dB) and high gain (41 dB) at 26 GHz by using an on-chip image reject filter. It integrates a multiply-by-eight (X8) local oscillator (LO) chain with the IF frequency of the 2.4 GHz band and can use low-cost voltage-controlled oscillators (VCOs) and demodulators in a 2–3 GHz frequency band. Multilayer inductors contribute to the miniaturization especially in a 2–12 GHz frequency band. Furthermore, it achieves a high dynamic range by using two step attenuators with a new built-in inverter using an N-channel depression field-effect transistor (FET). The power consumption of the MMIC is only 450 mW.
ER -