A fifth-order switched-capacitor (SC) complex filter was implemented in 0.2-µm CMOS technology. A novel SC integrator was developed to reduce the die size and current consumption of the filter. The filter is centered at 24.73
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Kenji SUZUKI, Mamoru UGAJIN, Mitsuru HARADA, "A 5th-Order SC Complex BPF Using Series Capacitances for Low-IF Narrowband Wireless Receivers" in IEICE TRANSACTIONS on Electronics,
vol. E94-C, no. 5, pp. 890-895, May 2011, doi: 10.1587/transele.E94.C.890.
Abstract: A fifth-order switched-capacitor (SC) complex filter was implemented in 0.2-µm CMOS technology. A novel SC integrator was developed to reduce the die size and current consumption of the filter. The filter is centered at 24.73
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E94.C.890/_p
Copy
@ARTICLE{e94-c_5_890,
author={Kenji SUZUKI, Mamoru UGAJIN, Mitsuru HARADA, },
journal={IEICE TRANSACTIONS on Electronics},
title={A 5th-Order SC Complex BPF Using Series Capacitances for Low-IF Narrowband Wireless Receivers},
year={2011},
volume={E94-C},
number={5},
pages={890-895},
abstract={A fifth-order switched-capacitor (SC) complex filter was implemented in 0.2-µm CMOS technology. A novel SC integrator was developed to reduce the die size and current consumption of the filter. The filter is centered at 24.73
keywords={},
doi={10.1587/transele.E94.C.890},
ISSN={1745-1353},
month={May},}
Copy
TY - JOUR
TI - A 5th-Order SC Complex BPF Using Series Capacitances for Low-IF Narrowband Wireless Receivers
T2 - IEICE TRANSACTIONS on Electronics
SP - 890
EP - 895
AU - Kenji SUZUKI
AU - Mamoru UGAJIN
AU - Mitsuru HARADA
PY - 2011
DO - 10.1587/transele.E94.C.890
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E94-C
IS - 5
JA - IEICE TRANSACTIONS on Electronics
Y1 - May 2011
AB - A fifth-order switched-capacitor (SC) complex filter was implemented in 0.2-µm CMOS technology. A novel SC integrator was developed to reduce the die size and current consumption of the filter. The filter is centered at 24.73
ER -