IEICE TRANSACTIONS on Electronics
A Fully On-Chip, 6.66-kHz, 320-nA, 56ppm/°C, CMOS Relaxation Oscillator with PVT Variation Compensation Circuit
Summary :
A fully on-chip CMOS relaxation oscillator (ROSC) with a PVT variation compensation circuit is proposed in this paper. The circuit is based on a conventional ROSC and has a distinctive feature in the compensation circuit that compensates for comparator's non-idealities caused by not only offset voltage, but also delay time. Measurement results demonstrated that the circuit can generate a stable clock frequency of 6.66kHz. The current dissipation was 320nA at 1.0-V power supply. The measured line regulation and temperature coefficient were 0.98%/V and 56ppm/°C, respectively.
- Publication
- IEICE TRANSACTIONS on Electronics Vol.E97-C No.6 pp.512-518
- Publication Date
- 2014/06/01
- Publicized
- Online ISSN
- 1745-1353
- DOI
- 10.1587/transele.E97.C.512
- Type of Manuscript
- Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies)
- Category
Authors
Keishi TSUBAKI
Kobe University
Tetsuya HIROSE
Kobe University
Yuji OSAKI
Kobe University
Seiichiro SHIGA
Kobe University
Nobutaka KUROKI
Kobe University
Masahiro NUMA
Kobe University
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Keishi TSUBAKI, Tetsuya HIROSE, Yuji OSAKI, Seiichiro SHIGA, Nobutaka KUROKI, Masahiro NUMA, "A Fully On-Chip, 6.66-kHz, 320-nA, 56ppm/°C, CMOS Relaxation Oscillator with PVT Variation Compensation Circuit" in IEICE TRANSACTIONS on Electronics,
vol. E97-C, no. 6, pp. 512-518, June 2014, doi: 10.1587/transele.E97.C.512.
Abstract: A fully on-chip CMOS relaxation oscillator (ROSC) with a PVT variation compensation circuit is proposed in this paper. The circuit is based on a conventional ROSC and has a distinctive feature in the compensation circuit that compensates for comparator's non-idealities caused by not only offset voltage, but also delay time. Measurement results demonstrated that the circuit can generate a stable clock frequency of 6.66kHz. The current dissipation was 320nA at 1.0-V power supply. The measured line regulation and temperature coefficient were 0.98%/V and 56ppm/°C, respectively.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E97.C.512/_p
Copy
@ARTICLE{e97-c_6_512,
author={Keishi TSUBAKI, Tetsuya HIROSE, Yuji OSAKI, Seiichiro SHIGA, Nobutaka KUROKI, Masahiro NUMA, },
journal={IEICE TRANSACTIONS on Electronics},
title={A Fully On-Chip, 6.66-kHz, 320-nA, 56ppm/°C, CMOS Relaxation Oscillator with PVT Variation Compensation Circuit},
year={2014},
volume={E97-C},
number={6},
pages={512-518},
abstract={A fully on-chip CMOS relaxation oscillator (ROSC) with a PVT variation compensation circuit is proposed in this paper. The circuit is based on a conventional ROSC and has a distinctive feature in the compensation circuit that compensates for comparator's non-idealities caused by not only offset voltage, but also delay time. Measurement results demonstrated that the circuit can generate a stable clock frequency of 6.66kHz. The current dissipation was 320nA at 1.0-V power supply. The measured line regulation and temperature coefficient were 0.98%/V and 56ppm/°C, respectively.},
keywords={},
doi={10.1587/transele.E97.C.512},
ISSN={1745-1353},
month={June},}
Copy
TY - JOUR
TI - A Fully On-Chip, 6.66-kHz, 320-nA, 56ppm/°C, CMOS Relaxation Oscillator with PVT Variation Compensation Circuit
T2 - IEICE TRANSACTIONS on Electronics
SP - 512
EP - 518
AU - Keishi TSUBAKI
AU - Tetsuya HIROSE
AU - Yuji OSAKI
AU - Seiichiro SHIGA
AU - Nobutaka KUROKI
AU - Masahiro NUMA
PY - 2014
DO - 10.1587/transele.E97.C.512
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E97-C
IS - 6
JA - IEICE TRANSACTIONS on Electronics
Y1 - June 2014
AB - A fully on-chip CMOS relaxation oscillator (ROSC) with a PVT variation compensation circuit is proposed in this paper. The circuit is based on a conventional ROSC and has a distinctive feature in the compensation circuit that compensates for comparator's non-idealities caused by not only offset voltage, but also delay time. Measurement results demonstrated that the circuit can generate a stable clock frequency of 6.66kHz. The current dissipation was 320nA at 1.0-V power supply. The measured line regulation and temperature coefficient were 0.98%/V and 56ppm/°C, respectively.
ER -
English
