The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] filters(196hit)

41-60hit(196hit)

  • A Study and Design of LPF Using Hairpin Structural Circuit and Chip Capacitor

    Shohei HASEGAWA  Takenori YASUZUMI  Tomoki UWANO  Osamu HASHIMOTO  

     
    BRIEF PAPER

      Vol:
    E93-C No:7
      Page(s):
    1135-1137

    In this paper, a microstrip lowpass filter using hairpin structure and Chip-Capacitor is proposed. Firstly, the LPF with one hairpin element is briefly designed and optimized with LC prototype structure using circuit simulator. With the capacitor loaded the proposed LPF illustrates the sharp attenuation performance near the cut-off frequency and the wideband rejection characteristics. Then, in order to improve the stopband attenuation the three-hairpin LPF is studied. By optimazing its design the attenuation is improved by 32 dB.

  • Micromachined RF Devices for Concurrent Integration on Dielectric-Air-Metal Structures

    Tamotsu NISHINO  Masatake HANGAI  Yukihisa YOSHIDA  Sang-Seok LEE  

     
    PAPER

      Vol:
    E93-C No:7
      Page(s):
    1111-1118

    This paper proposes a concept of a concurrent configuration of radio-frequency (RF) micromachined and micro-electro-mechanical-system (MEMS) devices. The devices are fabricated on an originally developed dielectric-air-metal (DAM) structure that suits for fabrication of various devices all together. The DAM structure can propose membrane-supported hollow elements embedded in a silicon wafer by creating cavities in it. Even though the devices have different cavity depths, they are processed by just one planarization. In addition, since the structure is worked only from the front side of the wafer, no flipping process as well as no wafer bonding process is required, and the fact realizes low-cost concurrent integration. As applications of the DAM structures, a hollow grounded co-planar waveguide, lumped element circuitries, and an MEMS switch are demonstrated.

  • Closed Form Solutions to L2-Sensitivity Minimization of Second-Order State-Space Digital Filters with Real Poles

    Shunsuke YAMAKI  Masahide ABE  Masayuki KAWAMATA  

     
    LETTER-Digital Signal Processing

      Vol:
    E93-A No:5
      Page(s):
    966-971

    This letter proposes closed form solutions to the L2-sensitivity minimization of second-order state-space digital filters with real poles. We consider two cases of second-order digital filters: distinct real poles and multiple real poles. In case of second-order digital filters, we can express the L2-sensitivity of second-order digital filters by a simple linear combination of exponential functions and formulate the L2-sensitivity minimization problem by a simple polynomial equation. As a result, the minimum L2-sensitivity realizations can be synthesized by only solving a fourth-degree polynomial equation, which can be analytically solved.

  • Closed Form Solutions to L2-Sensitivity Minimization Subject to L2-Scaling Constraints for Second-Order State-Space Digital Filters with Real Poles

    Shunsuke YAMAKI  Masahide ABE  Masayuki KAWAMATA  

     
    PAPER-Digital Signal Processing

      Vol:
    E93-A No:2
      Page(s):
    476-487

    This paper proposes closed form solutions to the L2-sensitivity minimization subject to L2-scaling constraints for second-order state-space digital filters with real poles. We consider two cases of second-order digital filters: distinct real poles and multiple real poles. The proposed approach reduces the constrained optimization problem to an unconstrained optimization problem by appropriate variable transformation. We can express the L2-sensitivity by a simple linear combination of exponential functions and formulate the L2-sensitivity minimization problem by a simple polynomial equation. As a result, L2-sensitivity is expressed in closed form, and its minimization subject to L2-scaling constraints is achieved without iterative calculations.

  • A Hybrid Technique for Thickness-Map Visualization of the Hip Cartilages in MRI

    Mahdieh KHANMOHAMMADI  Reza AGHAIEZADEH ZOROOFI  Takashi NISHII  Hisashi TANAKA  Yoshinobu SATO  

     
    PAPER-Biological Engineering

      Vol:
    E92-D No:11
      Page(s):
    2253-2263

    Quantification of the hip cartilages is clinically important. In this study, we propose an automatic technique for segmentation and visualization of the acetabular and femoral head cartilages based on clinically obtained multi-slice T1-weighted MR data and a hybrid approach. We follow a knowledge based approach by employing several features such as the anatomical shapes of the hip femoral and acetabular cartilages and corresponding image intensities. We estimate the center of the femoral head by a Hough transform and then automatically select the volume of interest. We then automatically segment the hip bones by a self-adaptive vector quantization technique. Next, we localize the articular central line by a modified canny edge detector based on the first and second derivative filters along the radial lines originated from the femoral head center and anatomical constraint. We then roughly segment the acetabular and femoral head cartilages using derivative images obtained in the previous step and a top-hat filter. Final masks of the acetabular and femoral head cartilages are automatically performed by employing the rough results, the estimated articular center line and the anatomical knowledge. Next, we generate a thickness map for each cartilage in the radial direction based on a Euclidian distance. Three dimensional pelvic bones, acetabular and femoral cartilages and corresponding thicknesses are overlaid and visualized. The techniques have been implemented in C++ and MATLAB environment. We have evaluated and clarified the usefulness of the proposed techniques in the presence of 40 clinical hips multi-slice MR images.

  • MAP Receiver with Spatial Filters for Suppressing Cochannel Interference in MIMO-OFDM Mobile Communications

    Fan LISHENG  Kazuhiko FUKAWA  Hiroshi SUZUKI  Satoshi SUYAMA  

     
    PAPER-Wireless Communication Technologies

      Vol:
    E92-B No:5
      Page(s):
    1841-1851

    This paper proposes joint maximum a posteriori (MAP) detection and spatial filtering for MIMO-OFDM mobile communications; it offers excellent receiver performance even over interference-limited channels. The proposed joint processor consists of a log likelihood generator and a MAP equalizer. The log likelihood generator suppresses cochannel interference by spatially filtering received signals and provides branch metrics of transmitted signal candidates. Using the branch metrics, the MAP equalizer generates log likelihood ratios of coded bits and performs channel decoding based on the MAP criterion. In the first stage, the log likelihood generator performs spatio-temporal filtering (STF) of the received signals prior to the fast Fourier transform (FFT) and is referred to as preFFT-type STF. Estimation of parameters including tap coefficients of the spatio-temporal filters and equivalent channel impulse responses of desired signals is based on the eigenvalue decomposition of an autocorrelation matrix of both the received and transmitted signals. For further improvement, in the second stage, the generator performs spatial filtering (SF) of the FFT output and is referred to as postFFT-type SF. Estimation of both tap coefficients of the spatial filters and channel impulse responses employs the recursive least squares (RLS) with smoothing. The reason for switching from preFFT-type STF into postFFT-type SF is that preFFT-type STF outperforms postFFT-type SF with a limited number of preamble symbols while postFFT-type SF outperforms preFFT-type STF when data symbols can be reliably detected and used for the parameter estimation. Note that there are two major differences between the proposed and conventional schemes: one is that the proposed scheme performs the two-stage processing of preFFT-type STF and postFFT-type SF, while the other is that the smoothing algorithm is applied to the parameter estimation of the proposed scheme. Computer simulations demonstrate that the proposed scheme can achieve excellent PER performance under interference-limited channel conditions and that it can outperform the conventional joint processing of preFFT-type STF and the MAP equalizer.

  • An Efficient Initialization Scheme for SOM Algorithm Based on Reference Point and Filters

    Shu-Ling SHIEH  I-En LIAO  Kuo-Feng HWANG  Heng-Yu CHEN  

     
    PAPER-Data Mining

      Vol:
    E92-D No:3
      Page(s):
    422-432

    This paper proposes an efficient self-organizing map algorithm based on reference point and filters. A strategy called Reference Point SOM (RPSOM) is proposed to improve SOM execution time by means of filtering with two thresholds T1 and T2. We use one threshold, T1, to define the search boundary parameter used to search for the Best-Matching Unit (BMU) with respect to input vectors. The other threshold, T2, is used as the search boundary within which the BMU finds its neighbors. The proposed algorithm reduces the time complexity from O(n2) to O(n) in finding the initial neurons as compared to the algorithm proposed by Su et al. [16] . The RPSOM dramatically reduces the time complexity, especially in the computation of large data set. From the experimental results, we find that it is better to construct a good initial map and then to use the unsupervised learning to make small subsequent adjustments.

  • Discrete Wirtinger-Type Inequalities for Gauging the Power of Sinusoids Buried in Noise

    Saed SAMADI  Kaveh MOLLAIYAN  Akinori NISHIHARA  

     
    PAPER

      Vol:
    E92-A No:3
      Page(s):
    722-732

    Two discrete-time Wirtinger-type inequalities relating the power of a finite-length signal to that of its circularly-convolved version are developed. The usual boundary conditions that accompany the existing Wirtinger-type inequalities are relaxed in the proposed inequalities and the equalizing sinusoidal signal is free to have an arbitrary phase angle. A measure of this sinusoidal signal's power, when corrupted with additive noise, is proposed. The application of the proposed measure, calculated as a ratio, in the evaluation of the power of a sinusoid of arbitrary phase with the angular frequency π/N, where N is the signal length, is thoroughly studied and analyzed under additive noise of arbitrary statistical characteristic. The ratio can be used to gauge the power of sinusoids of frequency π/N with a small amount of computation by referring to a ratio-versus-SNR curve and using it to make an estimation of the noise-corrupted sinusoid's SNR. The case of additive white noise is also analyzed. A sample permutation scheme followed by sign modulation is proposed for enlarging the class of target sinusoids to those with frequencies M π/N, where M and N are mutually prime positive integers. Tandem application of the proposed scheme and ratio offers a simple method to gauge the power of sinusoids buried in noise. The generalization of the inequalities to convolution kernels of higher orders as well as the simplification of the proposed inequalities have also been studied.

  • A Design Method for Separable-Denominator 2D IIR Filters with a Necessary and Sufficient Stability Check

    Toma MIYATA  Naoyuki AIKAWA  Yasunori SUGITA  Toshinori YOSHIKAWA  

     
    LETTER-Digital Signal Processing

      Vol:
    E92-A No:1
      Page(s):
    307-310

    In this paper, we propose designing method for separable-denominator two-dimensional Infinite Impulse Response (IIR) filters (separable 2D IIR filters) by Successive Projection (SP) methods using the stability criteria based on the system matrix. It is generally known that separable 2D IIR filters are stable if and only if each of the denominators is stable. Therefore, the stability criteria of 1D IIR filters can be used for separable 2D IIR filters. The stability criteria based on the system matrix are a necessary and sufficient condition to guarantee stability in 1D IIR filters. Therefore, separable 2D IIR filters obtained by the proposed design method have a smaller error ripple than those obtained by the conventional design method using the stability criterion of Rouche's theorem.

  • Low Power Realization and Synthesis of Higher-Order FIR Filters Using an Improved Common Subexpression Elimination Method

    K.G. SMITHA  A.P. VINOD  

     
    PAPER-Digital Signal Processing

      Vol:
    E91-A No:11
      Page(s):
    3282-3292

    The complexity of Finite Impulse Response (FIR) filters is mainly dominated by the number of adders (subtractors) used to implement the coefficient multipliers. It is well known that Common Subexpression Elimination (CSE) method based on Canonic Signed Digit (CSD) representation considerably reduces the number of adders in coefficient multipliers. Recently, a binary-based CSE (BSE) technique was proposed, which produced better reduction of adders compared to the CSD-based CSE. In this paper, we propose a new 4-bit binary representation-based CSE (BCSE-4) method which employs 4-bit Common Subexpressions (CSs) for implementing higher order low-power FIR filters. The proposed BCSE-4 offers better reduction of adders by eliminating the redundant 4-bit CSs that exist in the binary representation of filter coefficients. The reduction of adders is achieved with a small increase in critical path length of filter coefficient multipliers. Design examples show that our BCSE-4 gives an average power consumption reduction of 5.2% and 6.1% over the best known CSE method (BSE, NR-SCSE) respectively, when synthesized with TSMC-0.18 µm technology. We show that our BCSE-4 offers an overall adder reduction of 6.5% compared to BSE without any increase in critical path length of filter coefficient multipliers.

  • Miniaturized Lumped-Element Power Dividers with a Filtering Function

    Hitoshi HAYASHI  Munenari KAWASHIMA  

     
    PAPER-Microwaves, Millimeter-Waves

      Vol:
    E91-C No:11
      Page(s):
    1798-1805

    Three miniaturized lumped-element power dividers with a filtering function for use in quadrature mixers are described. Simulation results showed that they can be miniaturized, as compared to conventional ones with open/short stubs, while maintaining the filter characteristics. A fabricated 0.95-GHz 0power divider with a filtering function had a chip size about half that of a conventional lumped-element one. Its insertion loss at 0.950.05 GHz was 4.00.1 dB.

  • Electronically Tunable High Input Impedance Voltage-Mode Multifunction Filter

    Hua-Pin CHEN  Wan-Shing YANG  

     
    LETTER-Circuit Theory

      Vol:
    E91-A No:10
      Page(s):
    3080-3083

    A novel electronically tunable high input impedance voltage-mode multifunction filter with single inputs and three outputs employing two single-output-operational transconductance amplifiers, one differential difference current conveyor and two capacitors is proposed. The presented filter can be realized the highpass, bandpass and lowpass functions, simultaneously. The input of the filter exhibits high input impedance so that the synthesized filter can be cascaded without additional buffers. The circuit needs no any external resistors and employs two grounded capacitors, which is suitable for integrated circuit implementation.

  • Realization of Multi-Delay Filter Using Fermat Number Transforms

    Hamzé Haidar ALAEDDINE  El Houssaïn BAGHIOUS  Guillaume MADRE  Gilles BUREL  

     
    PAPER-Digital Signal Processing

      Vol:
    E91-A No:9
      Page(s):
    2571-2577

    This paper is about an efficient implementation of adaptive filtering for echo cancelers. The first objective of this paper is to propose a simplified method of the flexible block Multi-Delay Filter (MDF) algorithm in the time-domain. Then, we will derive a new method for the step-size adaptation coefficient. The second objective is about the realization of a Block Proportionate Normalized Least Mean Squares (BPNLMS++) with the simplified MDF (SMDF) implementation. Using the new step-size method and the smaller block dimension proposed by SMDF, we achieve a faster convergence of the adaptive process with a limited computational cost. Then, an efficient implementation of the new procedure (SMDF-BPNLMS++) block filtering is proposed using Fermat Number Transform, which can significantly reduce the computation complexity of filter implantation on Digital Signal Processor.

  • Single-Input Six-Output Voltage-Mode Filter Using Universal Voltage Conveyors

    Martin MINARCIK  Kamil VRBA  

     
    LETTER

      Vol:
    E91-A No:8
      Page(s):
    2035-2037

    In this letter a new structure of multifunctional frequency filter using a universal voltage conveyor (UVC) is presented. The multifunctional circuit can realize a low-pass, high-pass and band-pass filter. All types of frequency filter can be realized as inverting or non-inverting. Advantages of the proposed structure are the independent control of the quality factor at the cut-off frequency and the low output impedance of output terminals. The computer simulations and measuring of particular frequency filters are depicted.

  • A Closed Form Solution to L2-Sensitivity Minimization of Second-Order State-Space Digital Filters Subject to L2-Scaling Constraints

    Shunsuke YAMAKI  Masahide ABE  Masayuki KAWAMATA  

     
    PAPER-Digital Signal Processing

      Vol:
    E91-A No:7
      Page(s):
    1697-1705

    This paper proposes a closed form solution to L2-sensitivity minimization of second-order state-space digital filters subject to L2-scaling constraints. The proposed approach reduces the constrained optimization problem to an unconstrained optimization problem by appropriate variable transformation. Furthermore, restricting ourselves to the case of second-order state-space digital filters, we can express the L2-sensitivity by a simple linear combination of exponential functions and formulate the L2-sensitivity minimization problem by a simple polynomial equation. As a result, L2-sensitivity is expressed in closed form, and its minimization subject to L2-scaling constraints is achieved without iterative calculations.

  • A Closed Form Solution to L2-Sensitivity Minimization of Second-Order State-Space Digital Filters

    Shunsuke YAMAKI  Masahide ABE  Masayuki KAWAMATA  

     
    LETTER-Digital Signal Processing

      Vol:
    E91-A No:5
      Page(s):
    1268-1273

    This paper proposes a closed form solution to L2-sensitivity minimization of second-order state-space digital filters. Restricting ourselves to the second-order case of state-space digital filters, we can express the L2-sensitivity by a simple linear combination of exponential functions and formulate the L2-sensitivity minimization problem by a simple polynomial equation. As a result, the L2-sensitivity minimization problem can be converted into a problem to find the solution to a fourth-degree polynomial equation of constant coefficients, which can be algebraically solved in closed form without iterative calculations.

  • High-Input and Low-Output Impedance Voltage-Mode Universal DDCC and FDCCII Filter

    Hua-Pin CHEN  Wan-Shing YANG  

     
    LETTER-Electronic Circuits

      Vol:
    E91-C No:4
      Page(s):
    666-669

    Despite the extensive literature on current conveyor-based universal (namely, low-pass, band-pass, high-pass, notch, and all-pass) biquads with three inputs and one output, no filter circuits have been reported to date which simultaneously achieve the following seven important features: (i) employment of only two current conveyors, (ii) employment of only grounded capacitors, (iii) employment of only grounded resistors, (iv) high-input and low-output impedance, (v) no need to employ inverting type input signals, (vi) no need to impose component choice conditions to realize specific filtering functions, and (vii) low active and passive sensitivity performances. This letter describes a new voltage-mode biquad circuit that satisfies all the above features simultaneously, and without trade-offs.

  • Comments on 'A 70 MHz Multiplierless FIR Hilbert Transformer in 0.35 µm Standard CMOS Library'

    Oscar GUSTAFSSON  

     
    LETTER-VLSI Design Technology and CAD

      Vol:
    E91-A No:3
      Page(s):
    899-900

    In this comment we point out that the mapping from carry-propagation adders to carry-save adders in the context of shift-and-add multiplication is inconsistent. Based on this it is shown that the implementation in Ref.[1] does not achieve any complexity reduction in practice.

  • WDM-PON Based on Wavelength Locked Fabry-Pérot Laser Diodes and Multi-Branch Optical Distribution Network

    Tae-Won OH  Hak-Kyu LEE  Chang-Hee LEE  

     
    LETTER-Fiber-Optic Transmission for Communications

      Vol:
    E91-B No:2
      Page(s):
    579-580

    We demonstrate a wavelength division multiplexing passive optical network (WDM-PON) based on wavelength-locked Fabry-Perot laser diodes and thin-film filters. Twelve Fast Ethernet signals are bi-directionally transmitted over the multi-branch optical distribution network (ODN). The ODN has distributed branch nodes and bus networks.

  • Two-Stage Feedforward Class-AB CMOS OTA for Low-Voltage Filtering Applications

    Phanumas KHUMSAT  Apisak WORAPISHET  

     
    LETTER-Electronic Circuits

      Vol:
    E90-C No:12
      Page(s):
    2293-2296

    A compact OTA suitable for low-voltage active-RC and MOSFET-C filters is presented. The input stage of the OTA utilises the NMOS pseudo-differential amplifier with PMOS active load. The output stage relies upon the dual-mode feed-forward class-AB technique (based on an inverter-type transconductor) with common-mode rejection capability that incurs no penalty on transconductance/bias-current efficiency. Simulation results of a 0.5-V 100-kHz 5th-order Chebyshev filter based on the proposed OTA in a 0.18 µm CMOS process indicate SNR and SFDR of 68 dB and 63 dB (at 50 kHz+55 kHz) respectively. The filter consumes total power consumption of 60 µW.

41-60hit(196hit)