The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] Al(20498hit)

18761-18780hit(20498hit)

  • High Rate Binary Coset Code Used for Inner Code

    Tadashi WADAYAMA  Koichiro WAKASUGI  Masao KASAHARA  

     
    PAPER

      Vol:
    E78-A No:9
      Page(s):
    1071-1076

    High rate binary coset codes are investigated. The binary coset (BC) code is a binary convolutional code with parallel path. In our previous research of concatenated trelliscoded modulation (TCM) scheme, we have found that the effective minimum distance of inner code is more important than the minimum free distance when TCM is used as inner code. In this paper, for inner code, we construct the high rate BC codes by maximizing the effective minimum distance. With the new inner codes, we can decrease the decoding complexity of the inner code compared with conventional best convolutional code while maintaining the overall decoding performance.

  • GaInAsP/InP Square Buried-Heterostructure Surface-Emitting Lasers Regrown by MOCVD

    Seiji UCHIYAMA  Susumu KASHIWA  

     
    LETTER-Opto-Electronics

      Vol:
    E78-C No:9
      Page(s):
    1311-1314

    Mesa structures have been investigated to optimize a buried-heterostructure (BH) for a GaInAsP/InP surface-emitting (SE) laser regrown by metalorganic chemical vapor deposition (MOCVD), and it has been found that a square mesa top pattern of which the sides are at an angle of 45 to the 011 orientation is suitable. A 1.3-µm GaInAsP/InP square buried heterostructure (SBH) SE laser with this mesa structure has been demonstrated and low-threshold CW oscillation (threshold current Ith=0.45 mA) at 77 K and low-threshold room-temperature pulsed oscillation (Ith=12 mA) have been obtained.

  • Detection and Tracking of Facial Features by Using Edge Pixel Counting and Deformable Circular Template Matching

    Liyanage C. DE SILVA  Kiyoharu AIZAWA  Mitsutoshi HATORI  

     
    PAPER-Image Processing, Computer Graphics and Pattern Recognition

      Vol:
    E78-D No:9
      Page(s):
    1195-1207

    In this paper face feature detection and tracking are discussed, using methods called edge pixel counting and deformable circular template matching. Instead of utilizing color or gray scale information of the facial image, the proposed edge pixel counting method utilizes the edge information to estimate the face feature positions such as eyes, nose and mouth, using a variable size face feature template, the initial size of which is predetermined by using a facial image database. The method is robust in the sense that the detection is possible with facial images with different skin color and different facial orientations. Subsequently, by using a deformable circular template matching two iris positions of the face are determined and are used in the edge pixel counting, to track the features in the next frame. Although feature tracking using gray scale template matching often fails when inter frame correlation around the feature areas are very low due to facial expression change (such as, talking, smiling, eye blinking etc.), feature tracking using edge pixel counting can track facial features reliably. Some experimental results are shown to demonstrate the effectiveness of the proposed method.

  • A Modified Spherical Method for Tracing Solution Curves

    Kiyotaka YAMAMURA  Tooru SEKIGUCHI  

     
    PAPER-Numerical Analysis and Optimization

      Vol:
    E78-A No:9
      Page(s):
    1233-1238

    Tracing solution curves of nonlinear equations is an important problem in circuit simulation. In this paper, simple techniques are proposed for improving the computational efficiency of the spherical method, which is a method for tracing solution curves. These techniques are very effective in circuit simulation where solution curves often turn very rapidly. Moreover, they can be easily performed with little computational effort.

  • Reduction of Critical Power in All-Optical Switching with Series-Tapered Nonlinear Directional Coupler

    Guosheng PU  Tetsuya MIZUMOTO  Kenichiro ITO  Yoshiki HIGASHIDE  Yoshiyuki NAITO  

     
    LETTER-Electromagnetic Theory

      Vol:
    E78-C No:9
      Page(s):
    1315-1318

    A novel series-tapered nonlinear directional coupler is proposed to improve all-optical switching characteristics. Its switching characteristics are analyzed by using a beam propagation method based on the Galerkin's finite element technique. It is presented that the critical power of the series-tapered nonlinear directional coupler is smaller than conventional uniform symmetric and tapered nonlinear directional couplers.

  • Homotopy Equivalent Spectral Transformation and Morse Theory

    Yoshinao SHIRAKI  

     
    PAPER

      Vol:
    E78-A No:9
      Page(s):
    1186-1191

    The systematic treatment of speech-spectrum transformation can be obtained in terms of algebraic topology and Morse theory. Some properties of homotopy-equivalence in the transformation of 1- and 2-dimensional speech spectrum are discussed.

  • Direct Efficiency and Power Calculation Method and Its Application to Low Voltage High Efficiency Power Amplifier

    Kazutomi MORI  Masatoshi NAKAYAMA  Yasushi ITOH  Satoshi MURAKAMI  Yasuharu NAKAJIMA  Tadashi TAKAGI  Yasuo MITSUI  

     
    PAPER

      Vol:
    E78-C No:9
      Page(s):
    1229-1236

    A direct calculation method of efficiency and power of FETs from d.c. characteristics determined by knee and breakdown voltages is proposed to make clear the requirements for knee and breakdown voltages of FETs under low-voltage operation of power amplifiers. It is shown from the calculation that the breakdown voltage has a greater effect on power and efficiency than the knee voltage and has to be three or more times of the operating voltage in order not to degrade efficiency under class-AB operation. A 3.3 V UHF-band 3-stage high efficiency and high power monolithic amplifier has been developed with the use of power FETs satisfying the requirements for knee and breakdown voltages under low-voltage operation. A power-added efficiency of 57.3% and a saturated output power of 31.8 dBm have been achieved for a drain voltage of 3.3 V in UHF-band. The direct calculation method of efficiency and power from d.c. characteristics, which can provide the required knee or breakdown voltage for a given efficiency, power, or bias conditions, is considered to be useful for developing power devices with various requirements for efficiency, power, and bias conditions.

  • A 0.1 µm Au/WSiN Gate GaAs MESFET with New BP-LDD Structure and Its Applications

    Masami TOKUMITSU  Kazumi NISHIMURA  Makoto HIRANO  Kimiyoshi YAMASAKI  

     
    PAPER

      Vol:
    E78-C No:9
      Page(s):
    1189-1194

    A 0.1-µm gate-length GaAs MESFET technology is reported. A 48.3-GHz dynamic-frequency divider, and an amplifier with 20-dB gain and 17.5-GHz bandwidth are successfully fabricated by integrating over-100-GHz-cut-off frequency MESFETs using a new lightly-doped drain structure with a buried p-layer (BP-LDD) device structure.

  • Design of the Basic Cell and Metallized RAM for 0.5 µm CMOS Gate Array

    Yoji NISHIO  Hideo HARA  Masahiro IWAMURA  Yasuo KAMINAGA  Katsunori KOIKE  Kosaku HIROSE  Takayuki NOTO  Satoshi OGUCHI  Yoshihiko YAMAMOTO  Takeshi ONO  

     
    PAPER-Integrated Electronics

      Vol:
    E78-C No:9
      Page(s):
    1255-1262

    A 0.5 µm CMOS embedded function type gate array family with high speed modules was developed. This family has: an effective basic cell; high speed, compiled type metallized and diffused RAMs; PLL (Phase Locked Loop); and GTL (Gunning Transceiver Logic) to realize operation of over 100 MHz at 3.3 V. This paper describes the basic cell architecture and the compiled type metallized RAM. A divided MOS transistor type basic cell is effective for metallized modules such as metallized RAM and internal logic circuits. The appropriate basic cell size (height) can be decided from the viewpoints of the relationship between the number of usable basic cells and the basic cell height, and the logic circuit speed. Propagation delay time of the 2-input NAND is 200 ps at a standard load of fan out=2 and metal length=1.4 mm. For the universal ASIC, the compiled RAM is indispensable. Single port and multi-port metallized RAMs which are structured by using the basic cells are discussed. The new single port memory cell circuit which has a differential write and single end read operating method is introduced. This memory cell circuit can be realized using one basic cell. The diffused layer region of the NMOS transfer gates for the read operation is shared between neighbor memory cells. So, the capacitance of the bit line becomes smaller, and a high speed access time can be achieved. The measured access time of 1 kbits is 4.2 ns. The new multi-port memory cell circuits which have a single end write and single end read operating method are introduced. The read operating method is the same as that of the single port memory cell circuit. The access time shows very high speed operation comparable to that of the single port memory. This 3F (Flexible, Fast, and Friendly) ASIC family can be applied to high speed processors in workstations and graphics equipment.

  • Analysis of Neural Network Routing Scheme for Telecommunication Network

    Wei LU  Ismail ISHAK  

     
    LETTER-Communication Networks and Service

      Vol:
    E78-B No:9
      Page(s):
    1326-1329

    In this paper, a description of the Hopfield/Tank model used for the telecommunication network routing problem is given at first. And then through the "static" (i.e. the eigenvalue and the eigenspace of the connection matrix) and the dynamic analysis of the model, it has been found that the model has the faster rate to converge to the optimal or sub-optimal solutions from an initial value. Therefore the quality of the final solutions can be guaranteed. The influence of the initial value to the final solutions is also concerned in this paper. The simulation results are given at the end of this paper.

  • Characterisitics of Micromechanical Electrostatic Switch for Active Matrix Displays

    Takashi NISHIO  Chiharu KOSHIO  Kunimoto TSUCHIYA  Tetsuya MATSUMOTO  

     
    PAPER-Electronic Displays

      Vol:
    E78-C No:9
      Page(s):
    1292-1297

    With a view to applying to the active matrix displays, micromechanical electrostatic switches having Si-N both-ends-fixed beam of size 1.4 µm by 23 µm grown with LP-CVD on Si wafer were studied about its kinetic switching characteristics, especially its switching speed and hysteresis behavior. Electrostatic beam sticking problems were improved with the additional inverse polarity and short duration pulse following on the turn-on signal. The switching beam deflection of 0.16 µm with the switching time of less than 100 nsec. was measured by tightly focused laser interferometric method. Observed turn-on threshold voltages were more than 30 V, and the on/off hysteresis widths were from one third to two thirds of its threshold voltage. The memory function was experimented for the 2 msec. long holding period with the hold voltage of 25 V following on the writing pulse with the duration of 2 µsec. and the amplitude of 32 V. Now, planarization process has been considered to imtroduce the contact electrodes that were not built-in for these experiments. Although conductive actual switches were not tested, with the obtained results, it seems that the micromechanical electrostatic switch has the large potentials as an active matrix element in display panel especially in electro-luminescent devices or field-emission devices.

  • Optical Information Processing by Synthesis of the Coherence Function--Photonic/Video Hybrid System--

    Toru OKUGAWA  Kazuo HOTATE  

     
    PAPER-Opto-Electronics

      Vol:
    E78-C No:9
      Page(s):
    1286-1291

    A photonic/video hybrid system for optical information processing by synthesis of the coherence function is proposed. Optical coherence function can be synthesized to have delta-function-like shape or notch shape by using direct frequency modulation of a laser diode with an appropriate waveform. Therefore, by choosing only the interference component in the interferometer, information processing functions can be obtained. The photonic/video hybrid system proposed provides a novel way to choose the interference component, which can improve the spatial resolution compared with our previous system with holographic technique. Selective extraction two-dimensional (2-D) information from a three-dimensional (3-D) object is successfully performed in basic experiments.

  • A High Efficiency GaAs Power Amplifier of 4.6 V Operation for 1.5 GHz Digital Cellular Phone Systems

    Akihisa SUGIMURA  Kazuki TATEOKA  Hidetoshi FURUKAWA  Kunihiko KANAZAWA  

     
    PAPER

      Vol:
    E78-C No:9
      Page(s):
    1237-1240

    A high efficiency and low voltage operation GaAs power amplifier module has been developed for the application to 1.5 GHz Japanese digital cellular phones. This paper summarizes the design method to increase efficiency and to reduce adjacent channel leakage power. Operated at a low drain bias voltage of 4.6 V, the power amplifier module delivers an output power of 1.5 W with 46% power-added efficiency and -52 dBs adjacent channel leakage power.

  • On Applicability of Linear Cryptanalysis to DES-like Cryptosystems--LOKI89, LOKI91 and s2 DES--

    Toshio TOKITA  Tohru SORIMACHI  Mitsuru MATSUI  

     
    PAPER

      Vol:
    E78-A No:9
      Page(s):
    1148-1153

    This paper discusses linear cryptanalysis of LOKI89, LOKI91 and s2DES. Our computer program based on Matsui's search algorithm has completely determined their best linear approximate equations, which tell us applicability of linear cryptanalysis to each cryptosystem. As a result, LOKI89 and LOKI91 are resistant to linear cryptanalysis from the viewpoint of the best linear approximate probability, whereas s2DES is breakable by a known-plaintext attack faster than an exhaustive key search. Moreover, our search program, which is also applicable to differential cryptanalysis, has derived their best differential characteristics as well. These values give a complete proof that characteristics found by Knudsen are actully best.

  • A Software Project Management System Using an Object Oriented Database--Integration of Process Management System and Quality Management System--

    Seiichi KOMIYA  Atsuo HAZEYAMA  

     
    PAPER-Support Systems

      Vol:
    E78-D No:9
      Page(s):
    1142-1149

    There are three viewpoints involved in software project management: process management, quality management and cost management. Software projects must be managed on the basis of these three viewpoints. However, in many cases process management, quality management and cost management systems are built separately as individual systems respectively. Construction of software project management systems which these three functions are integrated has been rare. Therefore, in order to construct a system integrating these functions, the authors clarify the significance of integration of application systems. And then the authors unveil the structure of a software project management system that process management system, quality management system and cost management system are integrated by using an object oriented database.

  • A Constructing Method of Functional Model by Integrated Learning from Examples of Software Modification

    Hiroyuki YAMADA  Tetsuo KOBASHI  Tsunehiro AIBARA  

     
    PAPER-Models

      Vol:
    E78-D No:9
      Page(s):
    1133-1141

    One approach to develop software efficiently is to reuse existing software by modifying a part of it. However, modifying software will often introduce unexpected side effects into other parts of it. As a result, it costs much time and care to modify the software. So, in order to modify software efficiently, we have proposed a functional model to represent information about side effects caused by modification and a model based supporting system for modifying software. So far, however, an expert software developer must describe the entire functional model of the target software through the analysis of practical modifying processes. This will be an unnecessary burden on him. Moreover, the larger target software becomes, the harder the model construction becomes. Therefore, an automatic constructing method of the functional model is needed in order to solve this problem. So, this paper considers a method of acquiring useful interaction information by learning from training examples of modification. However, in our application domain, it seems that it is impossible to make complete domain theory and to prepare a large number or training examples in advance. Therefore, our learning method involves an integration of explanation-based learning (EBL) from positive examples of modification generated by the user and Similarity-based learning (SBL) from positive or negative examples generated by the user and the learning system. As a result, our method can acquire valid knowledge about the interaction from not so many examples under incomplete theory. Then, this paper presents a constructing method, in which our proposed learning method is incorporated, of a functional model. Finally, this paper demonstrates construction of the functional model in the domain of an event-driven queueing simulation program according to our learning method.

  • A Visual Environment Organizing the Class Hierarchy for Object-Oriented Programming

    Takashi HAGINIWA  Morio NAGATA  

     
    PAPER-Support Systems

      Vol:
    E78-D No:9
      Page(s):
    1150-1155

    Object-oriented programming requires different skills from those of traditional structured programming. Thus, a good interactive environment for beginners of object-oriented programming should be provided. We have designed and implemented a visual environment of object-oriented programming for beginners. If a programmer draws a diagram of the tree of the hierarchy of classes visually by using our tool, the relationship between superclasses and subclasses are automatically established. Moreover, in order to prevent careless mistakes to override methods, the prototype environment in the Smalltalk language checks written methods. We conducted an experiment with our tool and evaluated its usefulness.

  • Linear Time Algorithms for Fault Tolerant Routing in Hypercubes and Star Graphs

    Qian-Ping GU  Shietung PENG  

     
    PAPER-Fault Tolerant Computing

      Vol:
    E78-D No:9
      Page(s):
    1171-1177

    In this paper, we study the following node-to-node fault tolerant routing problem: In the presence of up to n-1 faulty nodes, find a fault-free path which connects any two non-faulty nodes s and t in an n-connected graph. For node-to-node fault tolerant routing in n-dimensional hypercubes Hn, we give an algorithm which finds a fault-free path s t of length at most in O(n) time, where d(s, t) is the distance between s and t. We also show that a fault-free path s t in Hn of length at most d(s, t)2i, 1i, can be found in time. For node-to-node fault tolerant routing in n-dimensional star graphs Gn, we give an algorithm which finds a fault-free path s t of length at most min{d(Gn)3, d(s, t)6} in O(n) time, where is the diameter of Gn. It is previously known that, in Hn, a fault-free path s t of length at most d(s, t) for d(s, t)n and at most d(s, t)2 for d(s, t)n can be found in O(d(s, t)n) time, and in Gn, a fault-free path s t of length at most min{d(Gn)1, d(s, t)4}can be found in O(d(s, t)n) time. When the time efficiency of finding the routing path is more important than the length of the path, the algorithms in this paper are better than the previous ones.

  • Average Complexity Evaluation of an MLD Algorithm Using the Trellis Structure for a Linear Block Code

    Hidehisa NAGANO  Toru FUJIWARA  Tadao KASAMI  

     
    LETTER

      Vol:
    E78-A No:9
      Page(s):
    1209-1214

    This letter is concerned with the evaluation of the average computational complexity of the maximum likelihood decoding of a linear block code using its trellis diagram. Each section of the L-section minimal trellis diagram for a linear block code consists of parallel components which are structurally identical subgraphs without cross connection between them. A parallel component is also known to be decomposed into subgraphs, and a decoding algorithm by using the structure of the subgraphs of parallel components was proposed, and an upper bound on the worst case computational complexity was derived. In this letter, the average computational complexity of the decoding algorithm is evaluated by computer simulation. We evaluated the average numbers of additions and comparisons performed in the decoding algorithm for example codes, (64,45) extended and permuted binary primitive BCH code, the third order Reed-Muller (64,42) code and its (64,40) subcode. It is shown that the average numbers are much smaller than those for the worst case, and hence the decoding algorithm is efficient when the number of sections, L, is small, say 4 or 8, for the example codes. Especially, for the (64,45) extended binary primitive BCH code with L4, the average numbers of additions and comparisons in the decoding algorithm for finding the survivor's metric of each state after finding the smallest metric among parallel branches are about 1/50 and 17/100 of those in the conventional exhaustive search, respectively. The number of additions and comparisons by the conventional search for all the example codes is smallest when L is 4. As a result, the decoding algorithm with L4 gives the smallest number of operations among those decoding methods considered here.

  • Acceleration Factor for Tarnish Testing of Silver Contact Surface

    Terutaka TAMAI  Yasuhiro KURANAGA  

     
    PAPER-Electronic Circuits

      Vol:
    E78-C No:9
      Page(s):
    1273-1278

    Silver is a fundamental material for electrical contact application. In spite of high electrical conductivity and economical advantage, silver surface is corroded easily by environment contained sulfide. A corrosion product as Ag2S deteriorates the property of contact reliability. In order to examine contact reliability, the acceleration tests have been accepted widely in industries. In the present study, the acceleration factor of the contact reliability for the sulfide film on the surface of silver contact which was subject to the tarnish acceleration test was clarified in comparison with the film grown in a normal office environment. The accelerated environment based on the Japan Electric Industry Development Association (JEIDA) standard No.25 was adopted. This environment is consisted of air contained 3 ppm H2S gas under 40, 85-95% RH. The growth rate of the sulfide film (Ag2S) was evaluated by applying the ellipsometry analysis. In the results, it was found that growth of Ag2S film of 500 in thickness in the normal office environment required corrosion time of 3103 h. This thickness of 500 caused increase in contact resistance of 0.1-1.0 (Ω). However, in the accelerated environment, corrosion time decreased to 1.7 h for same thickness. Therefore, the acceleration factor was obtained by comparison of these time as 1.8103 for the standard test of JEIDA.

18761-18780hit(20498hit)