The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] amorphous silicon(6hit)

1-6hit
  • Electron Transport in Metal-Amorphous Silicon-Metal Memory Devices

    Jian HU  Janos HAJTO  Anthony J. SNELL  Mervyn J. ROSE  

     
    PAPER

      Vol:
    E84-C No:9
      Page(s):
    1197-1201

    Current-voltage characteristics of Cr-doped hydrogenated amorphous silicon-V (Cr/p+a-Si:H/V) analogue memory switching devices have been measured over a wide range of device resistance from several kilo-ohms to several hundred kilo-ohms, and over a temperature range from 13 K to 300 K. Both the bias and temperature dependence of the conductance show similar characteristics to that of metal-insulator heterogeneous materials (i.e. discontinuous or granular metallic films), which are analysed in terms of activated tunnelling mechanism. A modified filamentary structure for the Cr/p+a-Si:H/V switching devices is proposed. The influence of embedded metallic particles on memory switching is analysed and discussed.

  • Current-Writing Active-Matrix Circuit for Organic Light-Emitting Diode Display Using a-Si:H Thin-Film-Transistors

    Reiji HATTORI  Tsutomu TSUKAMIZU  Ryusuke TSUCHIYA  Kazunori MIYAKE  Yi HE  Jerzy KANICKI  

     
    LETTER-Electronic Displays

      Vol:
    E83-C No:5
      Page(s):
    779-782

    In this letter, we describe a four thin-film-transistor (TFT) pixel circuit based on hydrogenated amorphous silicon (a-Si:H) technology for the active-matrix organic light-emitting diode (AMOLED) display applications. The circuit uses current-writing mechanism and can automatically adjust the threshold-voltage shifts of both the organic light-emitting diodes (OLEDs) and the TFTs induced by the circuit aging or process variations. Experimental results indicate virtually no variation of the output driving current after long-term bias-temperature-stress (BTS).

  • The Nature of Metallic Contamination on Various Silicon Substrates

    Geun-Min CHOI  Hiroshi MORITA  Jong-Soo KIM  Tadahiro OHMI  

     
    PAPER-Semiconductor Materials and Devices

      Vol:
    E82-C No:10
      Page(s):
    1839-1845

    The growth behavior of copper particle on crystalline and amorphous silicon surfaces has been investigated. The study reveals that the growth behavior of copper particle depends on the substrate condition. When samples are intentionally contaminated in ultrapure water, both crystalline and amorphous silicon surfaces show no difference in their contamination levels. However, copper particles were not observed on an amorphous silicon surface except dipping in dilute CuCl2 solution. The copper concentration on an amorphous silicon surface after dipping in a 0.5% HF solution is similar to the level after contaminating in ultrapure water. The copper contamination level on a crystalline silicon surface, except from CuCl2 solution, decreased two orders of magnitude as compared with ultrapure water. The copper impurity level on crystalline silicon surface was reduced by two orders by cleaning in a sulfuric acid-hydrogen peroxide mixture. The sulfuric acid-hydrogen peroxide mixture cleaning was not effective on an amorphous silicon surface. When native oxide pre-existed on an amorphous silicon surface before contamination, however, the sulfuric acid-hydrogen peroxide mixture cleaning was effective for removing copper impurity. Our results suggest that copper contamination on an amorphous silicon surface have the characteristics of bonding directly with silicon and/or existing in the native oxide, in contrast with the situation on crystalline silicon surface. After contamination with 1000 ppm copper in CuF2 solution, the etch rate of an amorphous silicon film in a 0.5% HF solution was approximately one order of magnitude faster than that of crystalline silicon. This is attributed to the difference in crystalline structure between crystalline silicon and amorphous silicon.

  • A 24 cm Diagonal TFT-LCD Fabricated Using a Simplified, Four-Photolithographic Mask Process

    Kikuo ONO  Takashi SUZUKI  Hiroki SAKUTA  Kenichi ONISAWA  Minoru HIROSHIMA  Tooru SASAKI  Makoto TSUMURA  Nobutake KONISHI  

     
    PAPER

      Vol:
    E79-C No:8
      Page(s):
    1097-1102

    Amorphous silicon thin film transistors(a-Si TFTs) with a channel-etched structure were fabricated. The key technologies to realize these simple-process TFTs were 1) fabricating data lines and pixel electrodes of indium tin oxide(ITO); 2) carrying out tapered dry etching of plural layers of the a-Si and gate insulator silicon nitide; and 3) forming silicide layer to reduce the contact resistance between the phosphorousdoped a-Si and ITO. Excellent image quality, with a high contrast ratio of more than 100: 1, was obtained for video graphic array(VGA) mode TFT-LCDs using a dot inversion driving method. Furthermore, the transmission distribution was uniform with less than a 4.5% deviation on the whole display area although the ITO data line resistances were as large as 120 kΩ per line.

  • Characteristics of a-Si Thin-Film Transistors with an Inorganic Black Matrix on the Top

    Yoshimine KATO  Yuki MIYOSHI  Masakazu ATSUMI  Yoshimasa KAIDA  Steven L. WRIGHT  Lauren F. PALMATEER  

     
    PAPER

      Vol:
    E79-C No:8
      Page(s):
    1091-1096

    The characteristics of a-Si bottom-gate TFT test devices with several kinds of inorganic "quasi-black matrix," such as metal, semiconductor, and insulator, on the top were investigated for various black matrix(BM) resistivities. In the Ia-Vg characteristics, for a BM sheet resistance of about1 1012 Ω/, a high off current and large Vth shift were observed due to the back-gating effects when the BM is charged up. Accrding to the ac dynamic characteristics, there was almost no leakage due to the capacitive coupling between source and drain after 16.6 msec(one frame) when the BM sheet resistance was above 7 1013 Ω/ . It was found that hydrogenated amorphous silicon germanium(a-SiGe:H) film, which has enough optical density, with the sheet resistance above the order of 1014 Ω/ is a promising candidate for an inorganic BM on TFT array.

  • Effects of the Gate Polycrystalline Silicon Film on the Characteristics of MOS Capacitor

    Makoto AKIZUKI  Masaki HIRASE  Atsushi SAITA  Hiroyuki AOE  Atsumasa DOI  

     
    PAPER

      Vol:
    E75-C No:9
      Page(s):
    1007-1012

    The quality of polycrystalline silicon films and electrical characteristics of polycrystalline silicon gate metal-oxide-semiconductor (MOS) capacitors were investigated under various processing conditions, including phosphorus doping. The stresses observed in Si films deposited in the amorphous phase show complex behavior during thermal treatment. The stresses in as-deposited Si films are compressive. They change to tensile with annealing at 800, and to compressive after an additional annealing at 900. The kind of charges trapped in the SiO2 film during the negative constant current stress in Polycrystalline silicon gate MOS capacitors differ with the maximum process temperature. The trapped charges of samples annealed at 800 were negative, while those of samples annealed at 900 were positive.