The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] OMP(3945hit)

3401-3420hit(3945hit)

  • Performance of Diversity Combining Scheme Using Simplified Weighting Factor

    Hiroyasu SANO  Makoto MIYAKE  Tadashi FUJINO  

     
    PAPER

      Vol:
    E80-B No:8
      Page(s):
    1160-1166

    Maximal-ratio combining (MRC), which maximizes the carrier to noise ratio (CNR) of the combined signal, generally requires envelope detection and multiplication having linear characteristic over a wide dynamic range to generate a weighting factor for each branch. In this paper, we propose a simplified two-branch diversity combining scheme without linear envelope detection. The proposed scheme, called "level comparison weighted combining (LCWC),"is simplified in a manner that its weighting factor for each branch is generated from hard-decision results of comparing signal envelopes between two branches. Performance of LCWC is evaluated by computer simulation and laboratory experiment, which shows that its diversity gain is almost identical to that of MRC in a Rayleigh fading channel.

  • A Novel FEC Scheme for Differentially Detected QPSK Signals in Mobile Computing Using High-Speed Wireless Access

    Takatoshi SUGIYAMA  Masahiro UMEHIRA  

     
    PAPER

      Vol:
    E80-B No:8
      Page(s):
    1153-1159

    This paper proposes a novel FEC (forward error correction) scheme for high-speed wireless systems aiming at mobile computing applications. The proposed scheme combines inner nonredundant error correction with outer parallel encoding random FEC for differentially detected QPSK (quadrature phase shift keying) signals. This paper, first, examines error patterns after the differential detection with nonredundant error correction and reveals that particular double symbol errors occur with relatively high probability. To improve the outer FEC performance degradation due to the double symbol errors, the proposed scheme uses I and Q channel serial to parallel conversion in the transmission side and parallel to serial conversion in the receiving side. As a result, it enables to use simple FEC for the outer parallel encoding random FEC without interleaving. Computer simulation results show the proposed scheme employing one bit correction BCH coding obtains a required Eb/No improvement of 1.2 dB at a Pe of 10-5 compared to that with the same memory size interleaving in an AWGN environment. Moreover, in a Rician fading environment where directional beam antennas are assumed to be used to improve the degradation due to severe multipath signals, an overall Eb/No improvement at Pe of 10-5 of 3.0 dB is achieved compared to simple differential detection when the condition of delay spread of 5 nsec, carrier to multipath signal power ratio of 20 dB and Doppler frequency at 20 GHz band of 150 Hz.

  • Power Optimization for Data Compressors Based on a Window Detector in a 5454 Bit Multiplier

    Minkyu SONG  Kunihiro ASADA  

     
    PAPER-Integrated Electronics

      Vol:
    E80-C No:7
      Page(s):
    1016-1024

    Currently, a typical 5454 bit multiplier is composed of a parallel structured architecture with the encoder block to implement the Modified Booth's algorithm, a block to implement the data compression, and a 108-bit Carry Look-Ahead (CLA) adder. The key idea in the present paper is a power optimization for the data compressors based on a Window Detector. The role of the Window Detector is detecting the input data, activating a selected operation unit, choosing the optimized output data, and driving the next stage. It can reduce the power consumption drastically because only one selected operation unit (a Window) is activated. The power consumption of the proposed data compressors is reduced by about 33%, compared with that of the conventional multiplier; while the propagation delay is nearly same as that of the conventional one. Furthermore, the power consumption dependent on the input data transition is shown for both the static CMOS logic and the nMOS pass transistor logic.

  • A Memory-Based Parallel Processor for Vector Quantization: FMPP-VQ

    Kazutoshi KOBAYASHI  Masayoshi KINOSHITA  Hidetoshi ONODERA  Keikichi TAMARU  

     
    PAPER-Multi Processors

      Vol:
    E80-C No:7
      Page(s):
    970-975

    We propose a memory-based processor called a Functional Memory Type Parallel Processor for vector quantization (FMPP-VQ). The FMPP-VQ is intended for low bit-rate image compression using vector quantization. It accelerates the nearest neighbor search on vector quantization. In the nearest neighbor search, we look for a vector nearest to an input one among a large number of code vectors. The FMPP-VQ has as many PEs (processing elements, also called "blocks") as code vectors. Thus distances between an input vector and code vectors are computed simultaneously in every PE. The minimum value of all the distances is searched in parallel, as in conventional CAMs. The computation time does not depend on the number of code vectors. In this paper, we explain the detail of the architecture of the FMPP-VQ, its performance and its layout density. We designed and fabricated an LSI including four PEs. The test results and performance estimation of the LSI are also reported.

  • ECKF-SVD Method for Estimating a Single Complex Sinusoid and Its Parameters in White Noise

    Kiyoshi NISHIYAMA  

     
    PAPER-Digital Signal Processing

      Vol:
    E80-A No:7
      Page(s):
    1308-1317

    A new method is proposed for estimating a single complex sinusoid and its parameters (frequency and amplitude) from measurements corrupted by white noise. This method is called the ECKF-SVD method, which is derived by applying an extended complex Kalman filter (ECKF) to a nonlinear stochastic system whose state variables consist of the AR coefficient (a function of frequency) and a sample of the original signal. Proof of the stability is given in the case of a single sinusoid. Simulations demonstrate that the proposed ECKF-SVD method is effective for estimating a single complex sinusoid and its frequency under a low signal-to-noise ratio (SNR). In addition, the amplitude estimation by means of the ECKF-SVD method is also discussed.

  • User Authentication in Mobile Computing Environment

    Akio TAKUBO  Mutsumi ISHIKAWA  Takashi WATANABE  Masakazu SOGA  Tadanori MIZUNO  

     
    PAPER

      Vol:
    E80-A No:7
      Page(s):
    1288-1298

    The computers are connected with each other by the network as a result of the progress of technology in the field of the computer and network, and then all of the data to be processed are transferred quickly and at the real-time through the computer network. However the user can use the computer system at any time, the user must go to the location of the computer system to use the computer resources. The necessities for using the computer system occur anywhere and anytime in spite of the location of the computer system. For this requirement the mobile computing environment (MCE) is expected strongly. In this paper we introduce the model of MCE and discuss the need of the user authentication at entering and logging-in the network in MCE only with a user ID. We propose the method of a user ID assignment from which a server ID can be decided by a simple logical operation. Also, we propose a protocol for a user authentication in MCE and discuss the robustness of security against the various attacking on the route.

  • Model for Thermal Noise in Semiconductor Bipolar Transistors at Low-Current Operation as Multidimensional Diffusion Stochastic Process

    Yevgeny V.MAMONTOV  Magnus WILLANDER  

     
    PAPER-Electronic Circuits

      Vol:
    E80-C No:7
      Page(s):
    1025-1042

    This work presents a further development of the approach to modelling thermal (i.e. carrier-velocity-fluctuation) noise in semiconductor devices proposed in papers by the present authors. The basic idea of the approach is to apply classical theory of Ito's stochastic differential equations (SDEs) and stochastic diffusion processes to describe noise in devices and circuits. This innovative combination enables to form consistent mathematical basis of the noise research and involve a great variety of results and methods of the well-known mathematical theory in device/circuit design. The above combination also makes our approach completely different, on the one hand, from standard engineering formulae which are not associated with any consistent mathematical modelling and, on the other hand, from the treatments in theoretical physics which are not aimed at device/circuit models and design. (Both these directions are discussed in more detail in Sect. 1). The present work considers the bipolar transistor compact model derived in Ref. [2] according to theory of Ito's SDEs and stochastic diffusion processes (including celebrated Kolmogorov's equations). It is shown that the compact model is transformed into the Ito SDE system. An iterative method to determine noisy currents as entries of the stationary stochastic process corresponding to the above Ito system is proposed.

  • A Novel Narrow-Band Bandpass Filter and Its Application to SSB Communication

    Xiaoxing ZHANG  Masahiro IWAHASHI  Noriyoshi KAMBAYASHI  

     
    PAPER-Neural Networks and Chips

      Vol:
    E80-C No:7
      Page(s):
    1010-1015

    In this paper a novel narrow-band bandpass filter with an output pair of analytic signals is presented. Since it is based on the complex analog filter, both synthesis and response characteristics of this filter are different from conventional bandpass filters. In the design of this filter, the frequency shift method is employed and the conventional lowpass to bandpass frequency transformation is not required. The analysis and examples show that the output signal pair of the proposed filter possesses same filtering characteristics and a 90 degree phase shifting characteristics in the passband. Therefore, the proposed filter will be used for a single sideband (SSB) signal generator without quadrature generator.

  • A Clock-Feedthrough Compensated Switched-Current Memory Cell

    Hyeong-Woo CHA  Satomi OGAWA  Kenzo WATANABE  

     
    LETTER

      Vol:
    E80-A No:6
      Page(s):
    1069-1071

    A clock-feedthrough (CFT) compensation technique using a dummy cell is valid when the CFT current from a switched-current (SI) memory cell is signal-independent. Based on this idea, a SI dummy cell appropriate for the S2I cell is developed. Simulations show that the CFT rejection ratio as high as 60dB is attainable over the temperature range from -30 to 80 with this architecture. The CFT-compensated SI cell proposed here is, therefore, quite usuful for high-accuracy, current-mode signal processing.

  • False Drop Analysis of Set Retrieval with Signature Files

    Hiroyuki KITAGAWA  Yoshiharu ISHIKAWA  

     
    PAPER-Databases

      Vol:
    E80-D No:6
      Page(s):
    653-664

    Modern database systems have to support complex data objects, which appear in advanced data models such as object-oriented data models and nested relational data models. Set-valued objects are basic constructs to build complex structures in those models. Therefore, efficient processing of set-valued object retrieval (simply, set retrieval) is an important feature required of advanced database systems. Our previous work proposed a basic scheme to apply superimposed coded signature files to set retrieval and showed its potential advantages over the B-tree index based approach using a performance analysis model. Retrieval with signature files is always accompanied by mismatches called false drops, and proper control of the false drops is indispensable in the signature file design. This study intensively analyzes the false drops in set retrieval with signature files. First, schemes to use signature files are presented to process set retrieval involving "has-subset," "is-subset," "has-intersection," and "is-equal" predicates, and generic formulas estimating the false drops are derived. Then, three sets of concrete formulas are derived in three ways to estimate the false drops in the four types of set retrieval. Finally, their estimates are validated with computer simulations, and advantages and disadvantages of each set of the false drop estimation formulas are discussed. The analysis shows that proper choice of estimation formulas gives quite accurate estimates of the false drops in set retrieval with signature files.

  • Maximum Finding on One-Way Mesh-Connected Computers with Multiple Buses

    Noritaka SHIGEI  Hiromi MIYAJIMA  Sadayuki MURASHIMA  

     
    LETTER

      Vol:
    E80-A No:6
      Page(s):
    1076-1079

    This paper describes the relation between the structure and the capability on mesh-connected computers with orthogonal broadcasting. It is shown that algorithms of maximum finding for the two-way communication model can be performed on the one-way communication model without increasing the time complexity.

  • A Uniform Asymptotic Expression for the Function Arising in the Wedge Scattering Problem

    Masao KODAMA  Hideomi TAKAHASHI  Kengo TAIRA  

     
    LETTER-Electromagnetic Theory

      Vol:
    E80-C No:6
      Page(s):
    831-833

    Scattering of a plane electromagnetic wave by a conducting wedge will be discussed. The former solution can not be applicable to all the transition regions when its parameter is constant. This study shows a new solution which consists of only one expression applicable to the shadow region, the illuminated region and the transition regions, and which has no parameter.

  • Spare Allocation and Compensation-Path Finding for Reconfiguring WSI Processor Arrays Having Single-Track Switches

    Takao OZAWA  Takeshi YAMAGUCHI  

     
    LETTER

      Vol:
    E80-A No:6
      Page(s):
    1072-1075

    In contrast to previous algorithms for reconfiguring processor arrays under the assumption that spare rows and columns are placed on the perimeter of the array or on fixed positions, our new algorithm employs movable and partitionable spare rows and columns. The objective of moving and partitioning spare rows and/or columns is the elimination of faulty processors each of which is blocked in all directions to spare processors. The results of our computer simulation indicate that reconfigurability can significantly be improved.

  • Switching Converter Using Thin-Film Microtransformer with Monolithically Integrated Rectifier Diodes

    Masato MINO  Toshiaki YACHI  Keiichi YANAGISAWA  Akio TAGO  Kazuhiko SAKAKIBARA  

     
    PAPER-Components

      Vol:
    E80-C No:6
      Page(s):
    821-827

    Our compact switching converter using a thin-film microtransformer mono-lithically integrated with rectifier diodes represents the first step in developing a monolithic micro-switching converter that can be integrated with semiconductor devices and magnetic components. This converter is a single-ended forward converter with resonant reset and operates successfully at 15 MHz. The maximum output power is 0.5 W.

  • Achieving Fault Tolerance in Pipelined Multiprocessor Systems

    Jeng-Ping LIN  Sy-Yen KUO  

     
    PAPER-Fault Tolerant Computing

      Vol:
    E80-D No:6
      Page(s):
    665-671

    This paper focuses on recovering from processor transient faults in pipelined multiprocessor systems. A pipelined machine may employ out of order execution and branch prediction techniques to increase performance, thus a precise computation state would not be available. We propose an efficient scheme to maintain the precise computation state in a pipelined machine. The goal of this paper is to implement checkpointing and rollback recovery utilizing the technique of precise interrupt in a pipelined system. Detailed analysis is included to demonstrate the effectiveness of this method.

  • An Efficient Task Scheduling Scheme for Mesh Multicomputers

    Oh Han KANG  

     
    PAPER-Computer Systems

      Vol:
    E80-D No:6
      Page(s):
    646-652

    In this paper, we propose an efficient task scheduling scheme, called CTS (Class-based Task Scheduling), to obtain high performance in terms of high system utilization and low waiting times for tasks. While a better submesh allocation scheme can improve system performance, an allocation policy alone cannot improve performance significantly. This is due to the fact that the FCFS task scheduling policy leads to large external fragmentation. The CTS strategy maintains four separate queues, one for each incoming task class. This avoids the blacking property incurred in the FCFS scheduling. To reduce the external fragmentation, a job tends to wait for an occupied submesh of the same size instead of using a new submesh in the CTS strategy. Simulation results indicate that the proposed scheduling strategy improves the performance compared to the FCFS scheduling policy by reducing the average waiting delay significantly.

  • Jamming Avoidance Responses in Weakly Electric Fishes: A Biological View of Signal Processing

    Masashi KAWASAKI  

     
    INVITED PAPER

      Vol:
    E80-A No:6
      Page(s):
    943-950

    Electric fishes generate an AC electric field around themselves by the electric organ in the tail. Spatial distortion of the field by nearby objects is detected by an electroreceptor array located an over the body surface to localize the object electrically when other senses such as vision and mechanosense are useless. Each fish has its own 'frequency band' for its electric organ discharges, and jamming of the electrolocation system occurs when two fish with similar discharge frequencies encounter. To avoid janmming, the fish shift their discharge frequencies in appropriate directions. A computational algorithm for this electrical behavior and its neuronal implementation by the brain have been discovered. The design features of the system, however, are rather complex for this simple behavior and cannot be readily explained by functional optimization processes during evolution. To gain insights into the origin of the design features, two independently evolved electric fish species which perform the same behavior are compared. Complex features of the neuronal computation may be explained by the evolutionary history of neuronal elements.

  • Linear Complexity of Periodic Sequences Obtained from a Sequence over GF(p) with Period pn-1 by One-Symbol Deletion

    Satoshi UEHARA  Kyoki IMAMURA  

     
    LETTER-Information Theory and Coding Theory

      Vol:
    E80-A No:6
      Page(s):
    1164-1166

    From a sequence {ai}i0 over GF(p) with period pn-1 we can obtain another periodic sequence {i}i0 with period pn-2 by deleting one symbol at the end of each period. We will give the bounds (upper bound and lower bound) of linear complexity of {i}i0 as a typical example of instability of linear complexity. Derivation of the bounds are performed by using the relation of characteristic polynomials between {ai}i0 and {ai(j)}i0={ai+j}i0, jGF(p){0}. For a binary m-sequence {ai}i0 with period 2n-1, n-1 a prime, we will give the explicit formula for the characteristic polynomial of {i}i0.

  • Syntactic Unification Problems under Constrained Substitutions

    Kazuhiro TAKADA  Yuichi KAJI  Tadao KASAMI  

     
    PAPER-Automata,Languages and Theory of Computing

      Vol:
    E80-D No:5
      Page(s):
    553-561

    Some kind of practical problems such as security verification of cryptographic protocols can be described as a problem to accomplish a given purpose by using limited operations and limited materials only. To model such problems in a natural way, unification problems under constrained substitutions have been proposed. This paper is a collection of results on the decidability and the computational complexity of a syntactic unification problem under constrained substitutions. A number of decidable, undecidable, tractable and intractable results of the problem are presented. Since a unification problem under constrained substitutions can be regarded as an order-sorted unification problem with term declarations such that the number of sorts is only one, the results presented in this paper also indicate how the intractability of order-sorted unification problems is reduced by restecting the number of sorts to one.

  • Wide-Angle Coupling to Multi-Mode Interference DevicesA Novel Concept for Compacting Photonic Integrated Circuits

    Martin BOUDA  Yoshiaki NAKANO  Kunio TADA  

     
    PAPER

      Vol:
    E80-C No:5
      Page(s):
    640-645

    Extremely compact multi-mode interference (MMI) devices using central wide-angle coupling of input and output waveguides are proposed. It is shown that MMI can be used to change the propagation direction of light without the need for corner mirrors or bent waveguides. The concept can also be used for very compact power splitters which are even smaller than conventional MMI power splitters. Coupling between waveguides at wide angles is discussed and a number of regularities are found. The results can be useful for the design of more compact integrated circuits by a reduction of the number of bent waveguides which usually take up the largest part of the area of a photonic integrated circuit.

3401-3420hit(3945hit)