The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] error(1060hit)

201-220hit(1060hit)

  • Impact of Antenna Correlation on Optimum Improved Energy Detector in Cognitive Radio

    Sanket S. KALAMKAR  Abhishek K. GUPTA  Adrish BANERJEE  

     
    PAPER-Terrestrial Wireless Communication/Broadcasting Technologies

      Vol:
    E98-B No:8
      Page(s):
    1690-1699

    This paper investigates the detection performance of an improved energy detector for a secondary user with spatially correlated multiple antennas. In an improved energy detector, an arbitrary positive power operation p replaces the squaring operation in a conventional energy detector, and the optimum value of p that gives the best detection performance may be different from 2. Firstly, for a given value of p, we derive closed-form expressions for the probability of detection and the probability of false alarm when antennas at the secondary user are exponentially correlated. We then find the optimum value of p for two different detection criteria-maximizing the probability of detection for a target probability of false alarm, and minimizing the probability of false alarm for a target probability of detection. We show that the optimum p is strongly dependent on system parameters like number of antennas, antenna correlation coefficient among multiple antennas, and average received signal-to-noise ratio (SNR). From results, we infer that, in low SNR regime, the effect of antenna correlation is less pronounced on the optimum p. Finally, we find the optimum values of p and threshold jointly that minimize the total error rate.

  • Error Vector Magnitude Evaluation of Terahertz Transmitter Employing Optical Frequency Comb

    Shigeru KUWANO  Daisuke IIDA  Jun TERADA  Akihiro OTAKA  Naoto YOSHIMOTO  Shintaro HISATAKE  Tadao NAGATSUMA  

     
    PAPER-MWP Subsystem

      Vol:
    E98-C No:8
      Page(s):
    799-807

    Terahertz (THz) band is an attractive candidate for future broadband (> 10 Gb/s) wireless backhaul and fronthaul. THz transmitter employing optical frequency comb can provide high quality THz carrier, and is useful to the future broadband THz communication systems based on coherent transmission technique. To realize coherent transmission, high quality carrier generation is essential and it is important to evaluate the signal quality of a THz transmitter. In this paper, we derive error vector magnitude (EVM) including optical impairments (optical amplifier noise, laser phase noise, optical crosstalk and IQ imbalance of optical modulator) of the optical frequency comb based transmitter. The calculated EVM is in good agreement with simulated one, and practical requirements for optical impairment are indicated. The analysis will be useful in the design of THz transmission systems employing an optical frequency comb.

  • Threshold-Based I-Q Diversity Combining Scheme for UHF RFID Readers and Its Performance

    Sung Sik NAM  Jeong Woo CHOI  Sung Ho CHO  

     
    PAPER-Wireless Communication Technologies

      Vol:
    E98-B No:8
      Page(s):
    1630-1639

    In this paper, a threshold-based I-Q diversity combining scheme for ultra-high frequency (UHF) radio frequency identification (RFID) readers with a quadrature receiver is proposed in the aspect of improving the tag detection performance. In addition, the performance of the proposed scheme is evaluated as the closed-form expressions. In particular, its statistical characteristics are detailed and its performance is compared to that of conventional schemes over independent and identically distributed Rician fading conditions in terms of average signal-to-noise ratio (SNR), bit error rate (BER), and the average number of required combining process. Numerical results indicate that the proposed scheme enables processing power control through threshold control while meeting the required quality of service compared to conventional schemes.

  • Design of q-Parallel LFSR-Based Syndrome Generator

    Seung-Youl KIM  Kyoung-Rok CHO  Je-Hoon LEE  

     
    BRIEF PAPER

      Vol:
    E98-C No:7
      Page(s):
    594-596

    This paper presents a new parallel architecture of syndrome generator for a high-speed BCH (Bose-Chaudhuri-Hocquenghem) decoder. In particular, the proposed parallel syndrome generators are based on LFSR (linear feedback shift register) architecture to achieve high throughput without significant area overhead. From the experimental results, the proposed approach achieves 4.60 Gbps using 0.25-µm standard CMOS technology. This result is much faster than the conventional byte-wise GFM-based counterpart. The high throughputs are due to the well-tuned hardware implementation using unfolding transformation.

  • An Error Correction Scheme through Time Redundancy for Enhancing Persistent Soft-Error Tolerance of CGRAs

    Takashi IMAGAWA  Masayuki HIROMOTO  Hiroyuki OCHI  Takashi SATO  

     
    PAPER-Integrated Electronics

      Vol:
    E98-C No:7
      Page(s):
    741-750

    Time redundancy is sometimes an only option for enhancing circuit reliability when the circuit area is severely restricted. In this paper, a time-redundant error-correction scheme, which is particularly suitable for coarse-grained reconfigurable arrays (CGRAs), is proposed. It judges the correctness of the executions by comparing the results of two identical runs. Once a mismatch is found, the second run is terminated immediately to start the third run, under the assumption that the errors tend to persist in many applications, for selecting the correct result in the three runs. The circuit area and reliability of the proposed method is compared with a straightforward implementation of time-redundancy and a selective triple modular redundancy (TMR). A case study on a CGRA revealed that the area of the proposed method is 1% larger than that of the implementation for the selective TMR. The study also shows the proposed scheme is up to 2.6x more reliable than the full-TMR when the persistent error is predominant.

  • An Effective Suspicious Timing-Error Prediction Circuit Insertion Algorithm Minimizing Area Overhead

    Shinnosuke YOSHIDA  Youhua SHI  Masao YANAGISAWA  Nozomu TOGAWA  

     
    PAPER

      Vol:
    E98-A No:7
      Page(s):
    1406-1418

    As process technologies advance, timing-error correction techniques have become important as well. A suspicious timing-error prediction (STEP) technique has been proposed recently, which predicts timing errors by monitoring the middle points, or check points of several speed-paths in a circuit. However, if we insert STEP circuits (STEPCs) in the middle points of all the paths from primary inputs to primary outputs, we need many STEPCs and thus require too much area overhead. How to determine these check points is very important. In this paper, we propose an effective STEPC insertion algorithm minimizing area overhead. Our proposed algorithm moves the STEPC insertion positions to minimize inserted STEPC counts. We apply a max-flow and min-cut approach to determine the optimal positions of inserted STEPCs and reduce the required number of STEPCs to 1/10-1/80 and their area to 1/5-1/8 compared with a naive algorithm. Furthermore, our algorithm realizes 1.12X-1.5X overclocking compared with just inserting STEPCs into several speed-paths.

  • Evaluation of Impact on Digital Radio Systems by Measuring Amplitude Probability Distribution of Interfering Noise Open Access

    Yasushi MATSUMOTO  Kia WIKLUNDH  

     
    INVITED PAPER

      Vol:
    E98-B No:7
      Page(s):
    1143-1155

    This paper presents a method for evaluating the maximum bit error probability (BEP) of a digital communication system subjected to interference by measuring the amplitude probability distribution (APD) of the interfering noise. Necessary conditions for the BEP evaluation are clarified both for the APD measuring receiver and the communication receiver considered. A method of defining emission limits is presented in terms of APD so that the worst BEP of a communication system does not exceed a required permissible value. The methods provide a theoretical basis for a wide variety of applications such as emission requirements in compliance testing, dynamic spectrum allocations, characterization of an electromagnetic environment for introducing new radio systems, and evaluation of intra-system interference.

  • Multipath Time Delay Estimation Based on Gibbs Sampling under Incoherent Reception Environment

    Sen ZHONG  Wei XIA  Zishu HE  

     
    LETTER-Digital Signal Processing

      Vol:
    E98-A No:6
      Page(s):
    1300-1304

    In the traditional time delay estimation methods, it is usually implicitly assumed that the observed signals are either only direct path propagate or coherently received. In practice, the multipath propagation and incoherent reception always exist simultaneously. In response to this situation, the joint maximum likelihood (ML) estimation of multipath delays and system error is proposed, and the estimation of the number of multipath is considered as well for the specific incoherent signal model. Furthermore, an algorithm based Gibbs sampling is developed to solve the multi-dimensional nonlinear ML estimation. The efficiency of the proposed estimator is demonstrated by simulation results.

  • Wireless Distance Estimation Based on Error Correction of Bluetooth RSSI

    Joon-young JUNG  Dong-oh KANG  Jang-ho CHOI  Changseok BAE  Dae-young KIM  

     
    PAPER-Network

      Vol:
    E98-B No:6
      Page(s):
    1018-1031

    In this paper, we propose an error-correction low-pass filter (EC-LPF) algorithm for estimating the wireless distance between devices. To measure this distance, the received signal strength indication (RSSI) is a popularly used method because the RSSI of a wireless signal, such as Wi-Fi and Bluetooth, can be measured easily without the need for additional hardware. However, estimating the wireless distance using an RSSI is known to be difficult owing to the occurrence of inaccuracies. To examine the inaccuracy characteristics of Bluetooth RSSI, we conduct a preliminary test to discover the relationship between the actual distance and Bluetooth RSSI under several different environments. The test results verify that the main reason for inaccuracy is the existence of measurement errors in the raw Bluetooth RSSI data. In this paper, the EC-LPF algorithm is proposed to reduce measurement errors by alleviating fluctuations in a Bluetooth signal with responsiveness for real-time applications. To evaluate the effectiveness of the EC-LPF algorithm, distance accuracies of different filtering algorithms are compared, namely, a low-pass filer (LPF), a Kalman filter, a particle filter, and the EC-LPF algorithm under two different environments: an electromagnetic compatibility (EMC) chamber and an indoor hall. The EC-LPF algorithm achieves the best performance in both environments in terms of the coefficient of determination, standard deviation, measurement range, and response time. In addition, we also implemented a meeting room application to verify the feasibility of the EC-LPF algorithm. The results prove that the EC-LPF algorithm distinguishes the inside and outside areas of a meeting room without error.

  • Discriminative Dictionary Learning with Low-Rank Error Model for Robust Crater Recognition

    An LIU  Maoyin CHEN  Donghua ZHOU  

     
    LETTER-Image Recognition, Computer Vision

      Pubricized:
    2015/02/18
      Vol:
    E98-D No:5
      Page(s):
    1116-1119

    Robust crater recognition is a research focus on deep space exploration mission, and sparse representation methods can achieve desirable robustness and accuracy. Due to destruction and noise incurred by complex topography and varied illumination in planetary images, a robust crater recognition approach is proposed based on dictionary learning with a low-rank error correction model in a sparse representation framework. In this approach, all the training images are learned as a compact and discriminative dictionary. A low-rank error correction term is introduced into the dictionary learning to deal with gross error and corruption. Experimental results on crater images show that the proposed method achieves competitive performance in both recognition accuracy and efficiency.

  • Impact of Cell Distance and Well-contact Density on Neutron-induced Multiple Cell Upsets

    Jun FURUTA  Kazutoshi KOBAYASHI  Hidetoshi ONODERA  

     
    PAPER

      Vol:
    E98-C No:4
      Page(s):
    298-303

    We measure neutron-induced Single Event Upsets (SEUs) and Multiple Cell Upsets (MCUs) on Flip-Flops (FFs) in a 65-nm bulk CMOS process in order to evaluate dependence of MCUs on cell distance and well-contact density using four different shift registers. Measurement results by accelerated tests show that MCU/SEU is up to 23.4% and it is exponentially decreased by the distance between latches on FFs. MCU rates can be drastically reduced by inserting well-contact arrays between FFs. The number of MCUs is reduced from 110 to 1 by inserting well-contact arrays under power and ground rails.

  • Weighted-Combining Calibration on Multiuser MIMO Systems with Implicit Feedback Open Access

    Hayato FUKUZONO  Tomoki MURAKAMI  Riichi KUDO  Yasushi TAKATORI  Masato MIZOGUCHI  

     
    PAPER-Wireless Communication Technologies

      Vol:
    E98-B No:4
      Page(s):
    701-713

    Implicit feedback is an approach that utilizes uplink channel state information (CSI) for downlink transmit beamforming on multiple-input multiple-output (MIMO) systems, relying on over-the-air channel reciprocity. The implicit feedback improves throughput efficiency because overhead of CSI feedback for change of over-the-air channel responses is omitted. However, it is necessary for the implicit feedback to calibrate circuitry responses that uplink CSI includes, because actual downlink and uplink channel responses do not match due to different transmit and receive circuitry chains. This paper presents our proposed calibration scheme, weighted-combining calibration (WCC); it offers improved calibration accuracy. In WCC, an access point (AP) calculates multiple calibration coefficients from ratios of downlink and uplink CSI, and then combines coefficients with minimum mean square error (MMSE) weights. The weights are derived using a linear approximation in the high signal to noise power ratio (SNR) regime. Analytical mean square error (MSE) of calibration coefficients with WCC and calibration schemes for comparison is expressed based on the linear approximation. Computer simulations show that the analytical MSE matches simulated one if the linear approximation holds, and that WCC improves the MSE and signal to interference plus noise power ratio (SINR). Indoor experiments are performed on a multiuser MIMO system with implicit feedback based on orthogonal frequency division multiplexing (OFDM), built using measurement hardware. Experimental results verify that the channel reciprocity can be exploited on the developed multiuser MIMO-OFDM system and that WCC is also effective in indoor environments.

  • ROI-Based Reversible Data Hiding Scheme for Medical Images with Tamper Detection

    Yuling LIU  Xinxin QU  Guojiang XIN  Peng LIU  

     
    PAPER-Data Hiding

      Pubricized:
    2014/12/04
      Vol:
    E98-D No:4
      Page(s):
    769-774

    A novel ROI-based reversible data hiding scheme is proposed for medical images, which is able to hide electronic patient record (EPR) and protect the region of interest (ROI) with tamper localization and recovery. The proposed scheme combines prediction error expansion with the sorting technique for embedding EPR into ROI, and the recovery information is embedded into the region of non-interest (RONI) using histogram shifting (HS) method which hardly leads to the overflow and underflow problems. The experimental results show that the proposed scheme not only can embed a large amount of information with low distortion, but also can localize and recover the tampered area inside ROI.

  • RFID Authentication with Un-Traceability and Forward Secrecy in the Partial-Distributed-Server Model Open Access

    Hung-Yu CHIEN  Tzong-Chen WU  Chien-Lung HSU  

     
    INVITED PAPER

      Pubricized:
    2014/12/04
      Vol:
    E98-D No:4
      Page(s):
    750-759

    Secure authentication of low cost Radio Frequency Identification (RFID) tag with limited resources is a big challenge, especially when we simultaneously consider anonymity, un-traceability, and forward secrecy. The popularity of Internet of Things (IoT) further amplifies this challenge, as we should authenticate these mobile tags in the partial-distributed-server environments. In this paper, we propose an RFID authentication scheme in the partial-distributed-server environments. The proposed scheme owns excellent performance in terms of computational complexity and scalability as well as security properties.

  • Protection of On-chip Memory Systems against Multiple Cell Upsets Using Double-adjacent Error Correction Codes

    Hoyoon JUN  Yongsurk LEE  

     
    PAPER-Integrated Electronics

      Vol:
    E98-C No:3
      Page(s):
    267-274

    As semiconductor devices scale into deep sub-micron regime, the reliability issue due to radiation-induced soft errors increases in on-chip memory systems. Neutron-induced soft errors transiently upset adjacent information of multiple cells in these systems. Although single error correction and double error detection (SEC--DED) codes have been employed to protect on-chip memories from soft errors, they are not sufficient against multiple cell upsets (MCUs). SEC--DED and double adjacent error correction (SEC--DED--DAEC) codes have recently been proposed to address this problem. However, these codes do not the resolve mis-correction of double non-adjacent errors because syndromes for double non-adjacent errors are equal to that of double adjacent errors. The occurrence of this mis-correction in region of critical memory section such as operating systems may lead to system malfunction. To eliminate mis-correction, the syndrome spaces for double adjacent and double non-adjacent errors are not shared using the matrix with reversed colexicographic order. The proposed codes are implemented using hardware description language and synthesized using 32 nm technology library. The results show that there is no mis-correction in the proposed codes. In addition, the performance enhancement of the decoder is approximately 51.9% compared to double error correction codes for on-chip memories. The proposed SEC--DED--DAEC codes is suitable for protecting on-chip memory applications from MCUs-type soft errors.

  • A Recursive Least Squares Error Method Aided by Variable-Windowed Short-Time Discrete Fourier Transform for Frequency Tracking in Smart Grid

    Hui LI  Liang YUAN  

     
    PAPER-Measurement Technology

      Vol:
    E98-A No:2
      Page(s):
    721-734

    Least squares error (LSE) method adopted recursively can be used to track the frequency and amplitude of signals in steady states and kinds of non-steady ones in power system. Taylor expansion is used to give another version of this recursive LSE method. Aided by variable-windowed short-time discrete Fourier transform, recursive LSEs with and without Taylor expansion converge faster than the original ones in the circumstance of off-nominal input singles. Different versions of recursive LSE were analyzed under various states, such as signals of off-nominal frequency with harmonics, signals with step changes, signals modulated by a sine signal, signals with decaying DC offset and additive Gaussian white noise. Sampling rate and data window size are two main factors influencing the performance of method recursive LSE in transient states. Recursive LSE is sensitive to step changes of signals, but it is in-sensitive to signals' modulation and singles with decaying DC offset and noise.

  • A Design Strategy of Error-Prediction Low-Density Parity-Check (EP-LDPC) Error-Correcting Code (ECC) and Error-Recovery Schemes for Scaled NAND Flash Memories

    Shuhei TANAKAMARU  Masafumi DOI  Ken TAKEUCHI  

     
    PAPER-Integrated Electronics

      Vol:
    E98-C No:1
      Page(s):
    53-61

    A design strategy (the required ECC strength and the judgment method of the dominant error mode) of error-prediction low-density parity-check (EP-LDPC) error-correcting code (ECC) and error-recovery schemes for scaled NAND flash memories is discussed in this paper. The reliability characteristics of NAND flash memories are investigated with 1X, 2X and 3Xnm NAND flash memories. Moreover, the system-level reliability of SSDs is analyzed from the acceptable data-retention time of the SSD. The reliability of the NAND flash memory is continuously degrading as the design rule shrinks due to various problems. As a result, future SSDs will not be able to maintain system-level reliability unless advanced ECCs with signal processing are adopted. Therefore, EP-LDPC and error-recovery (ER) schemes are previously proposed to improve the reliability. The reliability characteristics such as the bit-error rate (BER) versus the data-retention time and the effect of the cell-to-cell interference on the BER are measured. These reliability characteristics obtained in this paper are stored in an SSD as a reliability table, which plays a principal role in EP-LDPC scheme. The effectiveness of the EP-LDPC scheme with the scaling of the NAND flash memory is also discussed by analyzing the cell-to-cell interference. An interference factor $alpha$ is proposed to discuss the impact of the cell-to-cell coupling. As a result, the EP-LDPC scheme is assumed to be effective down to 1Xnm NAND flash memory. On the other hand, the ER scheme applies different voltage pulses to memory cells, according to the dominant error mode: program-disturb or data-retention error dominant mode. This paper examines when the error mode changes, corresponding to which pulse should be applied. Additionally, the estimation methods of the dominant error mode by ER scheme are also discussed. Finally, as a result of the system-level reliability analysis, it is concluded that the use of the EP-LDPC scheme can maintain the reliability of the NAND flash memory in 1Xnm technology node.

  • Melanosome Tracking Using Automatic Error Correction

    Toshiaki OKABE  Kazuhiro HOTTA  

     
    PAPER-Biological Engineering

      Vol:
    E97-D No:12
      Page(s):
    3201-3209

    This paper proposes an automatic error correction method for melanosome tracking. Melanosomes in intracellular images are currently tracked manually when investigating diseases, and an automatic tracking method is desirable. We detect all melanosome candidates by SIFT with 2 different parameters. Of course, the SIFT also detects non-melanosomes. Therefore, we use the 4-valued difference image (4-VDimage) to eliminate non-melanosome candidates. After tracking melanosome, we re-track the melanosome with low confidence again from t+1 to t. If the results from t to t+1 and from t+1 to t are different, we judge that initial tracking result is a failure, the melanosome is eliminated as a candidate and re-tracking is carried out. Experiments demonstrate that our method can correct the error and improves the accuracy.

  • Minimum Linear Complexity Approximation of Sequences with Period qn-1 over Fq

    Minghui YANG  Dongdai LIN  Minjia SHI  

     
    LETTER-Cryptography and Information Security

      Vol:
    E97-A No:12
      Page(s):
    2667-2670

    The stability theory of stream ciphers plays an important role in designing good stream cipher systems. Two algorithms are presented, to determine the optimal shift and the minimum linear complexity of the sequence, that differs from a given sequence over Fq with period qn-1 by one digit. We also describe how the linear complexity changes with respect to one digit differing from a given sequence.

  • Reliability-Configurable Mixed-Grained Reconfigurable Array Supporting C-Based Design and Its Irradiation Testing

    Hiroaki KONOURA  Dawood ALNAJJAR  Yukio MITSUYAMA  Hajime SHIMADA  Kazutoshi KOBAYASHI  Hiroyuki KANBARA  Hiroyuki OCHI  Takashi IMAGAWA  Kazutoshi WAKABAYASHI  Masanori HASHIMOTO  Takao ONOYE  Hidetoshi ONODERA  

     
    PAPER-High-Level Synthesis and System-Level Design

      Vol:
    E97-A No:12
      Page(s):
    2518-2529

    This paper proposes a mixed-grained reconfigurable architecture consisting of fine-grained and coarse-grained fabrics, each of which can be configured for different levels of reliability depending on the reliability requirement of target applications, e.g. mission-critical applications to consumer products. Thanks to the fine-grained fabrics, the architecture can accommodate a state machine, which is indispensable for exploiting C-based behavioral synthesis to trade latency with resource usage through multi-step processing using dynamic reconfiguration. In implementing the architecture, the strategy of dynamic reconfiguration, the assignment of configuration storage and the number of implementable states are key factors that determine the achievable trade-off between used silicon area and latency. We thus split the configuration bits into two classes; state-wise configuration bits and state-invariant configuration bits for minimizing area overhead of configuration bit storage. Through a case study, we experimentally explore the appropriate number of implementable states. A proof-of-concept VLSI chip was fabricated in 65nm process. Measurement results show that applications on the chip can be working in a harsh radiation environment. Irradiation tests also show the correlation between the number of sensitive bits and the mean time to failure. Furthermore, the temporal error rate of an example application due to soft errors in the datapath was measured and demonstrated for reliability-aware mapping.

201-220hit(1060hit)