The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] PU(3318hit)

2981-3000hit(3318hit)

  • Pulse Width Modulated Control of Chaotic Systems

    Keiji KONISHI  Masahiro OTANI  Hideki KOKAME  

     
    LETTER

      Vol:
    E79-A No:3
      Page(s):
    381-385

    This letter proposes a pulse width modulated (PWM) control method which can stabilize chaotic orbits onto unstable fixed points and unstable periodic orbits. Some numerical experiments using the Lorenz equation show that chaotic orbits can be stabilized by the PWM control method. Furthermore, we investigate the stability in the neighborhood of an unstable fixed point and discuss the stability condition of the PWM control method.

  • A Concept of Analog-Digital Merged Circuit Architecture for Future VLSI's

    Atsushi IWATA  Makoto NAGATA  

     
    PAPER

      Vol:
    E79-A No:2
      Page(s):
    145-157

    This paper describes the new analog-digital merged circuit architecture which utilizes the pulse modulation signals. By reconsidering the information representing and processing principles, and the circuit operations governed by the physical law, the new circuit architecture is proposed to overcome the limitations of existent VLSI technologies. The proposed architecture utilizes the pulse width modulation (PWM) signal which has analog information in the time domain, and be constructed with the novel PWM circuits which carry out the multi-input arithmetic operations, the signal conversions and the data storage. It has a potential to exploit the high speed switching capability of deep sub-µm devices, and to reduce the number of devices and the power dissipation to one-tenth of those of the binary digital circuits. Therefore it will effectively implement the intelligent processing systems utilizing 0.5-0.2µm scaled CMOS devices.

  • Capacity of Semi-Orthogonally Associative Memory Neural Network Model

    Xin-Min HUANG  Yasumitsu MIYAZAKI  

     
    PAPER-Bio-Cybernetics and Neurocomputing

      Vol:
    E79-D No:1
      Page(s):
    72-81

    Semi-Orthogonally Associative Memory neural network model (SAM) uses the orthogonal vectors in Un = {-1, 1}n as its characteristic patterns. It is necessary to select the optimum characteristic parameter n so as to increase the efficiency of this model used. This paper investigates the dynamic behavior and error correcting capability of SAM by statistical neurodynamics, and demonstrates that there exists a convergence criterion in tis recalling processes. And then, making use of these results, its optimum characteristic parameter is deduced. It is proved that, in the statistical sense, its recalling outputs converge to the desired pattern when the initial similar probability is larger than the convergence criterion and not true otherwise. For a SAM with N neurons, when its characteristic parameter is optimum, its memory capacity is N/2 ln ln N, the information storage capacity per connection weight is larger than 9/23 (bits/weight) and the radius of attractive basin of non-spurious stable state is about 0.25N. Computer simulations are done on this model and the simulation results are consistent with the results of theoretical analyses.

  • A New RSA-Type Scheme Based on Singular Cubic Curves (y-αx)(y-βx)x3(mod n)

    Hidenori KUWAKADO  Kenji KOYAMA  

     
    PAPER

      Vol:
    E79-A No:1
      Page(s):
    49-53

    This paper proposes a new RSA-type scheme over non-singular parts of singular cubic curves En(α,β):(y-αx)(y-βx)x3(mod n). In usual one-to-one communication, we prove that breaking the proposed scheme is not easier than breaking the RSA scheme for the whole ciphertexts. If encryption key e is larger than 19 for 512 bits modulus n, then the proposed scheme is secure against the Hastad attack in broadcast applications. A plaintext of two blocks, i.e., x and y coordinates in En(α,β), is encrypted to a ciphertext of three blocks, where the size of one block is log2n bits. The decryption speed ofthe proposed scheme is as fast as that of the RSA scheme for the even block plaintext.

  • On the Complexity of the Discrete Logarithm for a General Finite Group

    Tatsuaki OKAMOTO  Kouichi SAKURAI  Hiroki SHIZUYA  

     
    PAPER

      Vol:
    E79-A No:1
      Page(s):
    61-65

    GDL is the language whose membership problerm is polynomial-time Turing equivalent to the discrete logarithm problem for a general finite group G. This paper gives a characterization of GDL from the viewpoint of computational complexity theory. It is shown that GDL NP co-AM, assuming that G is in NP co-NP, and that the group law operation of G can be executed in polynomial time of the element size. Furthermore, as a natural probabilistic extension, the complexity of GDL is investigated under the assumption that the group law operation is executed in an expected polynomial time of the element size. In this case, it is shown that GDL MA co-AM if G MA co-MA. As a consequence, we show that GDL is not NP-complete unless the polynomial time hierarchy collapses to the second level.

  • Proposal of an Automatic Signature Scheme Using a Compiler

    Keisuke USUDA  Masahiro MAMBO  Tomohiko UYEMATSU  Eiji OKAMOTO  

     
    PAPER

      Vol:
    E79-A No:1
      Page(s):
    94-101

    Computer viruses, hackers, intrusions and ther computer crimes have recently become a serious security problem in information systems. Digital signatures are useful to defend against these threats, especially against computer viruses. This is because a modification of a file can be detected by checking the consistency of the originai file with its accompanying digital signature. But an executable program might have been infected with the viruses before the signature was created. In this case, the infection cannot be detected by signature verification and the origin of the infection cannot be specified either. In this paper, we propose a signature scheme in which one can sign right after the creation of an executable program. That is, when a user compiles a source program, the compiler automatically creates both the executable program and its signature. Thus viruses cannot infect the executable programs without detection. Moreover, we can specify the creator of contaminated executable programs. In our signature scheme, a signature is created from a set of secret integers stored in a compiler, which is calculated from a compiler-maker's secret key. Each compiler is possessed by only one user and it is used only when a secret value is fed into it. In this way a signature of an executable program and the compiler-owner are linked to each other. Despite these measures, an executable program could run abnormally because of an infection in prepro-cessing step, e.g. an infection of library files or included files. An infection of these files is detected by ordinary digital signatures. The proposed signature scheme together with digital signature against infection in the preprocessing step enables us to specify the origin of the infection. The name of the signature creator is not necessary for detecting an infection. So, an owner's public value is not searched in our scheme, and only a public value of a compiler-maker is required for signature verification. Furthermore, no one can use a compiler owned by another to create a proper signature.

  • A Local Cover Technique for the Minimization of Multiple-Valued Input Binary-Valued Output Functions

    Giuseppe CARUSO  

     
    PAPER-VLSI Design Technology and CAD

      Vol:
    E79-A No:1
      Page(s):
    110-117

    The present paper is concerned with an algorithm for the minimization of multiple-valued input, binary-valued output functions. The algorithm is an extension to muitiple-valued logic of an algorithm for the minimization of ordinary single-output Boolean functions. It is based on a local covering approach. Basically, it uses a "divide and conquer" technique, consisting of two steps called expansion and selection. The present algorithm preserves two important features of the original one. First, a lower bound on the number of prime implicants in the minimum cover of the given function is furnished as a by-product of the minimization. Second, all the essential primes of the function are identified and selected during the expansion process. That usually improves efficiency when handling functions with many essential primes. Results of a comparison of the proposed algorithm with the program ESPRESSO-IIC developed at Berkeley are presented.

  • Voltage-Mode Resonant Forward Converter with Capacitor-Input Filter*

    Toru HIGASHI  Masatoshi NAKAHARA  Tamotsu NINOMIYA  

     
    PAPER-Power Supply

      Vol:
    E79-B No:1
      Page(s):
    37-44

    A voltage-mode resonant forward converter with capacitor-input filter is proposed, and its static and dynamic characteristics for both half-wave type and full-wave type are revealed by analysis and experiment. As a result, this converter has prominent features of simplicity of circuit configuration, isolation between input and output and high stability.

  • Disparity Selection in Binocular Pursuit

    Atsuko MAKI  Tomas UHLIN  

     
    PAPER

      Vol:
    E78-D No:12
      Page(s):
    1591-1597

    This paper presents a technique for disparity selection in the context of binocular pursuit. For vergence control in binocular pursuit, it is a crucial problem to find the disparity which corresponds to the target among multiple disparities generally observed in a scene. To solve the problem of the selection, we propose an approach based on histogramming the disparities obtained in the scene. Here we use an extended phase-based disparity estimation algorithm. The idea is to slice the scene using the disparity histogram so that only the target remains. The slice is chosen around a peak in the histogram using prediction of the target disparity and target location obtained by back projection. The tracking of the peak enables robustness against other, possibly dominant, objects in the scene. The approach is investigated through experiments and shown to work appropriately.

  • A Computer-Aided System for Discrimination of Dilated Cardiomyopathy Using Echocardiographic Images

    Du-Yih TSAI  Masaaki TOMITA  

     
    PAPER

      Vol:
    E78-A No:12
      Page(s):
    1649-1654

    In this paper, the discrimination of ultrasonic heart (echocardiographic) images is studied by making use of some texture features, including the angular second moment, contrast, correlation and entropy which are obtained from a gray-level cooccurrence matrix. Features of these types are used as inputs to the input layer of a neural network (NN) to classify two sets of echocardiographic images-normal heart and dilated cardiomyopathy (DCM) (18 and 13 samples, respectively). The performance of the NN classifier is also compared to that of a minimum distance (MD) classifier. Implementation of our algorithm is performed on a PC-486 personal computer. Our results show that the NN produces about 94% (the confidence level setting is 0.9) and the MD produces about 84% correct classification. We notice that the NN correctly classifies all the DCM cases, namely, all the misclassified cases are of false positive. These results indicate that the method of feature-based image analysis using the NN has potential utility for computer-aided diagnosis of the DCM and other heart diseases.

  • A Substrate Current Model for Analog CMOS Circuit Simulations

    Kwang Sub YOON  Jong Kug SEON  

     
    PAPER

      Vol:
    E78-A No:12
      Page(s):
    1799-1804

    This paper presents an accurate and semi-physical MOSFET substrate current model suitable for analog circuit simulations. The proposed model is valid over a wide range of the electric field present in MOSFET devices and is continuous from cut off region to saturation region. The developed model was implemented into the circuit simulator, SPICE3. Benchmark of the developed model was achieved by making comparisons between the measured data and the simulated data for MOSFET devices, push-pull CMOS inverters, a regulated cascode CMOS operational amplifier. The experimental results showed that the developed model was more accurate and computationally efficient than the conventional models.

  • "FASTOOL" an FIR Filter Compiler Based on the Automatic Design of the Multi-Input-Adder

    Takao YAMAZAKI  Yoshihito KONDO  Sayuri IGOTA  Seiichiro IWASE  

     
    PAPER

      Vol:
    E78-A No:12
      Page(s):
    1699-1706

    We have developed a method to automatically generate a multi-input-adder circuit for an irregular array of partial products. "FASTOOL," an FIR Filter Automatic Synthesis TOOL for an HDL design environment, is proposed for use with this method and with conventional filter coefficient design programs. Filter design from specifications to the structure of Verilog-HDL has been automated. It is possible for a system designer to quickly perform filter LSI optimization by balancing cost and performance.

  • A Circuit Library for Low Power and High Speed Digital Signal Processor

    Hiroshi TAKAHASHI  Shigeshi ABIKO  Shintaro MIZUSHIMA  Yuni OZAWA  

     
    PAPER

      Vol:
    E78-C No:12
      Page(s):
    1717-1725

    A new high performance digital signal processor (DSP) that lowers power consumption, reduces chip count, and enables system cost savings for wireless communications applications was developed. The new device contains high performance, hard-wired functionality with a specialized instruction set to effectively implement the worldwide digital cellular standard algorithms, including GSM, PDC and NADC, and also features both full rate and future half rate processing by software modules. The device provides a wider operating voltage ranging from 1.5 V to 5.5 V using 5 V process based on the market requirement of 5 V supply voltage, even though a power supply voltage in most applications will be shifted to 3 V. Several circuits was newly developed to achieve low power consumption and high speed operation at both 5 V and 3 V process using the same data base. The device also features over 50 MIPS of processing power with low power consumption and 100 nA stand-by current at either 3 V or 5 V. One remarkable advantage is a flexible CPU core approach for the future spin-off devices with different ROM/RAM configurations and peripheral modules without requiring any CPU design changes. This paper describes the architecture of a lower power and high speed design with effective hardware and software modules implementations.

  • A Low-Power and High-Speed Impulse-Transmission CMOS Interface Circuit

    Masafumi NOGAWA  Yusuke OHTOMO  Masayuki INO  

     
    PAPER

      Vol:
    E78-C No:12
      Page(s):
    1733-1737

    A new low-power and high-speed CMOS interface circuit is proposed in which signals are transmitted by means of impulse voltage. This mode of transmission is called impulse transmission. Although a termination resistor is used for impedance matching, the current through the output transistors and the termination resistor flows only in transient states and no current flows in stable states. The output buffer and the termination resistor dissipate power only in transient states, so their power dissipation is reduced to 30% that of conventional low-voltage-swing CMOS interface circuits at 160 MHz. The circuit was fabricated by 0.5 µm CMOS technology and was evaluated at a supply voltage of 3.3 V. Experimental results confirm low power of 4.8 mW at 160 MHz and high-speed 870 Mb/s error free point-to-point transmission.

  • High-Resolution Determination of Transit Time of Ultrasound in a Thin Layer in Pulse-Echo Method

    Tomohisa KIMURA  Hiroshi KANAI  Noriyoshi CHUBACHI  

     
    PAPER

      Vol:
    E78-A No:12
      Page(s):
    1677-1682

    In this paper we propose a new method for removing the characteristic of the piezoelectric transducer from the received signal in the pulse-echo method so that the time resolution in the determination of transit time of ultrasound in a thin layer is increased. The total characteristic of the pulse-echo system is described by cascade of distributed-constant systems for the ultrasonic transducer, matching layer, and acoustic medium. The input impedance is estimated by the inverse matrix of the cascade system and the voltage signal at the electrical port. From the inverse Fourier transform of input impedance, the transit time in a thin layer object is accurately determined with high time resolution. The principle of the method is confirmed by simulation experiments.

  • Throughput Analysis of Spread-Slotted ALOHA in LEO Satellite Communication Systems with Nonuniform Traffic Distribution

    Abbas JAMALIPOUR  Masaaki KATAYAMA  Takaya YAMAZATO  Akira OGAWA  

     
    PAPER-Satellite Communication

      Vol:
    E78-B No:12
      Page(s):
    1657-1665

    An analytical framework to study the nonuniformity in geographical distribution of the traffic load in low earth orbit satellite communication systems is presented. The model is then used to evaluate the throughput performance of the system with direct-sequence packet spread-slotted ALOHA multiple-access technique. As the result, it is shown that nonuniformity in traffic makes the characteristics of the system significantly different from the results of uniform traffic case and that the performance of each user varies according to its location. Moreover, the interference reached from users of adjacent satellites is shown to be one of the main factors that limit the performance of system.

  • Structure and Motion of 3D Moving Objects from Multi-Views

    Takeaki Y. MORI  Satoshi SUZUKI  Takayuki YASUNO  

     
    PAPER

      Vol:
    E78-D No:12
      Page(s):
    1598-1606

    This paper proposes a new method that can robustly recover 3D structure and 3D motion of 3D moving objects from a few multi-views. It recovers 3D feature points by obtaining intersections of back-projection lines which are connected from the camera's optical centers thorough projected feature points on the image planes corresponding to the different cameras. We show that our method needs only six views to suppress false 3D feature points in most cases by discussing the relation between the occurrence probability of false 3D feature points and the number of views. This discussion gives us a criterion to design the optimal multi-camera system for recovering 3D structure and 3D motion of 3D moving objects. An experimental multi-camera system is constructed to confirm the validity of our method. This system can take images from six different views at once and record motion image sequence from each view over a period of a few seconds. It is tested successfully on recovering the 3D structure of Vinus's plaster head and on recovering the 3D structure and 3D motion of a moving hand.

  • Future Technology Trends on Magneto-Optical Recording

    Fumio KUGIYA  Takeshi MAEDA  Masahiko TAKAHASHI  

     
    INVITED PAPER

      Vol:
    E78-C No:11
      Page(s):
    1499-1508

    Computer circumstance have changed drastically, and larger capacity removable media is indispensable. Magneto-optical disk is promising candidate to satisfy computer user's needs. In this report, future perspective of high density magneto-optical recording technology is investigated.

  • Control of Magnetic Properties and Microstructure of Thin Film Recording Media under Ultraclean Sputtering Process

    Takehito SHIMATSU  Migaku TAKAHASHI  

     
    PAPER

      Vol:
    E78-C No:11
      Page(s):
    1550-1556

    The ultraclean sputtering process (UC-process) was newly introduced in the fabrication of Co62.5Ni30Cr7.5 and Co85.5Cr10.5Ta4 thin film media to establish a new concept in controlling microstructure. UC-process enables the realization of high coercive force Hc up to 2.7-3 kOe in both CoNiCr and CoCrTa media (15/50 nm magnetic/Cr thicknesses) without the decrement of saturation magnetization. The purification of the atmosphere during sputtering and the removal of the adsorbed oxygen impurity on the substrate surface play important roles in obtaining high Hc by applying the UC-process. This high Hc is mainly due to the realization of large magnetocrystalline anisotropy field of grains Hkgrain and low intergranular exchange coupling. UC-process realizes the adequate separation of grains by segregated grain boundaries even in media with thin Cr thickness of 2.5 nm, and enables grain size reduction without the remarkable increment in intergranular exchange coupling. In these media, the reduction of the grain size is most effective for the improvement of readback signal to media noise ratio S/Nm. In the media with grains sufficiently separated by segregated grain boundaries fabricated by the UC-process, control of grain size reduction and further increase in Hc/Hkgrain value through the decrement in intergranular magnetostatic coupling are required to obtain higher S/Nm value.

  • Control Problem of a Class of Pushdown Automata Based on Posets and Its Application to Resolution Deductions

    Susumu YAMASAKI  

     
    PAPER-Automata, Languages and Theory of Computing

      Vol:
    E78-D No:11
      Page(s):
    1488-1497

    In this paper, a pushdown automaton, with an infinite set of states as a partially ordered set (poset), is formulated, and its control problem of whether a given configuration can be transferred to another is discussed. For the controllability to be decidable, we take a condition the poset satisfies, that is, a condition that there are only finite number of states under the partial ordering between two given states. The control problem is decidable in polynomial time on condition the length of each pushed stack string is bounded by a constant in a given pushdown automaton. The motivation of considering the control problem comes up from the stack structure in implementing the SLD resolution deductions, in which the leftmost atom in each goal is selected and unified with some procedure name (that is, some head) of a definite clause, with the effect of the procedure name being replaced by the procedure bodies and unifications. Thus, the control problem is applied to describe the SLD resolution deductions of finite steps, by constructing a pushdown automaton model for a set of definite clauses, in which leftmost selection of atom in each goal forms a stack structure and substitutions affecting goals are interpreted as states. When constructing a pushdown automaton model for an SLD resolution deduction, algebraic properties of the idempotent substitution set, which are used in unifications, are examined and utilized. The quotient set of the idempotent substitution set per renamings is adopted to present the automaton model.

2981-3000hit(3318hit)