The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] TE(21534hit)

8761-8780hit(21534hit)

  • Relationships between Diversity Techniques and Channel Coding Rates for OFDM Systems

    Minjoong RIM  

     
    LETTER-Wireless Communication Technologies

      Vol:
    E93-B No:1
      Page(s):
    195-197

    This paper addresses the relationships between diversity techniques and channel coding rates for OFDM systems. While a low channel coding rates is required if cyclic delay diversity is applied, the necessity of a low channel coding rate is alleviated with space time block coding.

  • A High-Efficient Transformer Using Bond Wires for Si RF IC

    Eunil CHO  Sungho LEE  Jaejun LEE  Sangwook NAM  

     
    LETTER-Electromagnetic Theory

      Vol:
    E93-C No:1
      Page(s):
    140-141

    This paper presents a design of a monolithic transformer using bond wires. The proposed transformer structure has several advantages such as high power handling and high efficiency. It shows that the measured insertion loss at the 1.9 GHz range is -1.54 dB (70%), which is higher than the spiral transformer of the same size. Also, it shows a phase error of less than 1 degree.

  • A Variable Step-Size Proportionate NLMS Algorithm for Identification of Sparse Impulse Response

    Ligang LIU  Masahiro FUKUMOTO  Sachio SAIKI  Shiyong ZHANG  

     
    PAPER-Digital Signal Processing

      Vol:
    E93-A No:1
      Page(s):
    233-242

    Recently, proportionate adaptive algorithms have been proposed to speed up convergence in the identification of sparse impulse response. Although they can improve convergence for sparse impulse responses, the steady-state misalignment is limited by the constant step-size parameter. In this article, based on the principle of least perturbation, we first present a derivation of normalized version of proportionate algorithms. Then by taking the disturbance signal into account, we propose a variable step-size proportionate NLMS algorithm to combine the benefits of both variable step-size algorithms and proportionate algorithms. The proposed approach can achieve fast convergence with a large step size when the identification error is large, and then considerably decrease the steady-state misalignment with a small step size after the adaptive filter reaches a certain degree of convergence. Simulation results verify the effectiveness of the proposed approach.

  • Scan Chain Ordering to Reduce Test Data for BIST-Aided Scan Test Using Compatible Scan Flip-Flops

    Hiroyuki YOTSUYANAGI  Masayuki YAMAMOTO  Masaki HASHIZUME  

     
    PAPER

      Vol:
    E93-D No:1
      Page(s):
    10-16

    In this paper, the scan chain ordering method for BIST-aided scan test for reducing test data and test application time is proposed. In this work, we utilize the simple LFSR without a phase shifter as PRPG and configure scan chains using the compatible set of flip-flops with considering the correlations among flip-flops in an LFSR. The method can reduce the number of inverter codes required for inverting the bits in PRPG patterns that conflict with ATPG patterns. The experimental results for some benchmark circuits are shown to present the feasibility of our test method.

  • Countermeasures against Power Analysis Attacks for the NTRU Public Key Cryptosystem

    Mun-Kyu LEE  Jeong Eun SONG  Dooho CHOI  Dong-Guk HAN  

     
    PAPER-Cryptanalysis

      Vol:
    E93-A No:1
      Page(s):
    153-163

    The NTRU cryptosystem is a public key system based on lattice problems. While its theoretical security has been well studied, little effort has been made to analyze its security against implementation attacks including power analysis attacks. In this paper, we show that a typical software implementation of NTRU is vulnerable to the simple power analysis and the correlation power analysis including a second-order power attack. We also present novel countermeasures to prevent these attacks, and perform experiments to estimate the performance overheads of our countermeasures. According to our experimental results, the overheads in required memory and execution time are only 8.17% and 9.56%, respectively, over a Tmote Sky equipped with an MSP430 processor.

  • New Quaternary Sequences with Even Period and Three-Valued Autocorrelation

    Jin-Ho CHUNG  Yun Kyoung HAN  Kyeongcheol YANG  

     
    PAPER-Coding Theory

      Vol:
    E93-A No:1
      Page(s):
    309-315

    In this paper we present a construction method for quaternary sequences from a binary sequence of even period, which preserves the period and autocorrelation of the given binary sequence. By applying the method to the binary sequences with three-valued autocorrelation, we construct new quaternary sequences with three-valued autocorrelation, which are balanced or almost balanced. In particular, we construct new balanced quaternary sequences whose autocorrelations are three-valued and have out-of-phase magnitude 2, when their periods are N=pm-1 and N≡ 2 (mod 4) for any odd prime p and any odd integer m. Their out-of-phase autocorrelation magnitude is the known optimal value for N≠ 2,4,8, and 16.

  • Software Reliability Modeling Considering Fault Correction Process

    Lixin JIA  Bo YANG  Suchang GUO  Dong Ho PARK  

     
    LETTER-Software Engineering

      Vol:
    E93-D No:1
      Page(s):
    185-188

    Many existing software reliability models (SRMs) are based on the assumption that fault correction activities take a negligible amount of time and resources, which is often invalid in real-life situations. Consequently, the estimated and predicted software reliability tends to be over-optimistic, which could in turn mislead management in related decision-makings. In this paper, we first make an in-depth analysis of real-life software testing process; then a Markovian SRM considering fault correction process is proposed. Parameter estimation method and software reliability prediction method are established. A numerical example is given which shows that by using the proposed model and methods, the results obtained tend to be more appropriate and realistic.

  • An Ego-Motion Detection System Employing Directional-Edge-Based Motion Field Representations

    Jia HAO  Tadashi SHIBATA  

     
    PAPER-Pattern Recognition

      Vol:
    E93-D No:1
      Page(s):
    94-106

    In this paper, a motion field representation algorithm based on directional edge information has been developed. This work is aiming at building an ego-motion detection system using dedicated VLSI chips developed for real time motion field generation at low powers . Directional edge maps are utilized instead of original gray-scale images to represent local features of an image and to detect the local motion component in a moving image sequence. Motion detection by edge histogram matching has drastically reduced the computational cost of block matching, while achieving a robust performance of the ego-motion detection system under dynamic illumination variation. Two kinds of feature vectors, the global motion vector and the component distribution vectors, are generated from a motion field at two different scales and perspectives. They are jointly utilized in the hierarchical classification scheme employing multiple-clue matching. As a result, the problems of motion ambiguity as well as motion field distortion caused by camera shaking during video capture have been resolved. The performance of the ego-motion detection system was evaluated under various circumstances, and the effectiveness of this work has been verified.

  • Reduction of Test Data Volume and Improvement of Diagnosability Using Hybrid Compression

    Anis UZZAMAN  Brion KELLER  Brian FOUTZ  Sandeep BHATIA  Thomas BARTENSTEIN  Masayuki ARAI  Kazuhiko IWASAKI  

     
    PAPER

      Vol:
    E93-D No:1
      Page(s):
    17-23

    This paper describes a simple means to enable direct diagnosis by bypassing MISRs on a small set of tests (MISR-bypass test mode) while achieving ultimate output compression using MISRs for the majority of tests (MISR-enabled test mode.) By combining two compression schemes, XOR and MISRs in the same device, it becomes possible to have high compression and still support compression mode volume diagnostics. In our experiment, the MISR-bypass test was first executed and at 10% of the total test set the MISR-enabled test was performed. The results show that compared with MISR+XOR-based compression the proposed technique provides better volume diagnosis with slightly small (0.71 X to 0.97 X) compaction ratio. The scan cycles are about the same as the MISR-enabled mode. A possible application to partial good chips is also shown.

  • Numerical Investigation of Conformal ADI-FDTD Schemes with Second-Order Convergence

    Kazuhiro FUJITA  Yoichi KOCHIBE  Takefumi NAMIKI  

     
    PAPER

      Vol:
    E93-C No:1
      Page(s):
    52-59

    This paper presents unconditionally stable and conformal FDTD schemes which are based on the alternating-direction implicit finite difference time domain (ADI-FDTD) method for accurate modeling of perfectly electric conducting (PEC) objects. The proposed schemes are formulated within the framework of the matrix-vector notation of the finite integration technique (FIT), which allows a systematic and consistent extension of finite difference solution of Maxwell's equations on dual grids. As possible choices of second-order convergent conformal method, we apply the partially filled cell (PFC) and the uniformly stable conformal (USC) schemes for the ADI-FDTD method. The unconditional stability and the rates of convergence of the proposed conformal ADI-FDTD (CADI-FDTD) schemes are verified by means of numerical examples of waveguide problems.

  • DWT-Based High Capacity Audio Watermarking

    Mehdi FALLAHPOUR  David MEGIAS  

     
    LETTER-Cryptography and Information Security

      Vol:
    E93-A No:1
      Page(s):
    331-335

    This letter suggests a novel high capacity robust audio watermarking algorithm by using the high frequency band of the wavelet decomposition, for which the human auditory system (HAS) is not very sensitive to alteration. The main idea is to divide the high frequency band into frames and then, for embedding, the wavelet samples are changed based on the average of the relevant frame. The experimental results show that the method has very high capacity (about 5.5 kbps), without significant perceptual distortion (ODG in [-1, 0] and SNR about 33 dB) and provides robustness against common audio signal processing such as added noise, filtering, echo and MPEG compression (MP3).

  • Performance Analysis in Cognitive Radio Systems with Multiple Antennas

    Peng WANG  Xiaofeng ZHONG  Limin XIAO  Shidong ZHOU  Jing WANG  Yong BAI  

     
    LETTER-Wireless Communication Technologies

      Vol:
    E93-B No:1
      Page(s):
    182-186

    In this letter, the performance improvement by the deployment of multiple antennas in cognitive radio systems is studied from a system-level view. The term opportunistic spectrum efficiency (OSE) is defined as the performance metric to evaluate the spectrum opportunities that can actually be exploited by the secondary user (SU). By applying a simple energy combining detector, we show that deploying multiple antennas at the SU transceiver can improve the maximum achievable OSE significantly. Numerical results also reveal that the improvement comes from the reduction of both the detection overhead and the false alarm probability.

  • A Fault Signature Characterization Based Analog Circuit Testing Scheme and the Extension of IEEE 1149.4 Standard

    Wimol SAN-UM  Masayoshi TACHIBANA  

     
    PAPER

      Vol:
    E93-D No:1
      Page(s):
    33-42

    An analog circuit testing scheme is presented. The testing technique is a sinusoidal fault signature characterization, involving the measurement of DC offset, amplitude, frequency and phase shift, and the realization of two crossing level voltages. The testing system is an extension of the IEEE 1149.4 standard through the modification of an analog boundary module, affording functionalities for both on-chip testing capability, and accessibility to internal components for off-chip testing. A demonstrating circuit-under-test, a 4th-order Gm-C low-pass filter, and the proposed analog testing scheme are implemented in a physical level using 0.18-µm CMOS technology, and simulated using Hspice. Both catastrophic and parametric faults are potentially detectable at the minimum parameter variation of 0.5%. The fault coverage associated with CMOS transconductance operational amplifiers and capacitors are at 94.16% and 100%, respectively. This work offers the enhancement of standardizing test approach, which reduces the complexity of testing circuit and provides non-intrusive analog circuit testing.

  • Robust Character Recognition Using Adaptive Feature Extraction Method

    Minoru MORI  Minako SAWAKI  Junji YAMATO  

     
    PAPER-Image Recognition, Computer Vision

      Vol:
    E93-D No:1
      Page(s):
    125-133

    This paper describes an adaptive feature extraction method that exploits category-specific information to overcome both image degradation and deformation in character recognition. When recognizing multiple fonts, geometric features such as directional information of strokes are often used but they are weak against the deformation and degradation that appear in videos or natural scenes. To tackle these problems, the proposed method estimates the degree of deformation and degradation of an input pattern by comparing the input pattern and the template of each category as category-specific information. This estimation enables us to compensate the aspect ratio associated with shape and the degradation in feature values and so obtain higher recognition accuracy. Recognition experiments using characters extracted from videos show that the proposed method is superior to the conventional alternatives in resisting deformation and degradation.

  • Incorporating Frame Information to Semantic Role Labeling

    Joo-Young LEE  Young-In SONG  Hae-Chang RIM  Kyoung-Soo HAN  

     
    LETTER-Natural Language Processing

      Vol:
    E93-D No:1
      Page(s):
    201-204

    In this paper, we suggest a new probabilistic model of semantic role labeling, which uses the frameset of the predicate as explicit linguistic knowledge for providing global information on the predicate-argument structure that local classifier is unable to catch. The proposed model consists of three sub-models: role sequence generation model, frameset generation model, and matching model. The role sequence generation model generates the semantic role sequence candidates of a given predicate by using the local classification approach, which is a widely used approach in previous research. The frameset generation model estimates the probability of each frameset that the predicate can take. The matching model is designed to measure the degree of the matching between the generated role sequence and the frameset by using several features. These features are developed to represent the predicate-argument structure information described in the frameset. In the experiments, our model shows that the use of knowledge about the predicate-argument structure is effective for selecting a more appropriate semantic role sequence.

  • Dual-Policy Attribute Based Encryption: Simultaneous Access Control with Ciphertext and Key Policies

    Nuttapong ATTRAPADUNG  Hideki IMAI  

     
    PAPER-Secure Protocol

      Vol:
    E93-A No:1
      Page(s):
    116-125

    We present a new variant of Attribute based encryption (ABE) called Dual-Policy ABE. Basically, it is a conjunctively combined scheme between Key-Policy and Ciphertext-Policy ABE, the only two previous types of ABE. Dual-Policy ABE allows simultaneously two access control mechanisms over encrypted data: one involves policies over objective attributes ascribed to data and the other involves policies over subjective attributes ascribed to user credentials. The previous two types of ABE can only allow either functionality above one at a time.

  • Anonymous Password-Authenticated Key Exchange: New Construction and Its Extensions

    SeongHan SHIN  Kazukuni KOBARA  Hideki IMAI  

     
    PAPER-Secure Protocol

      Vol:
    E93-A No:1
      Page(s):
    102-115

    An anonymous password-authenticated key exchange (anonymous PAKE) protocol is designed to provide both password-only authentication and user anonymity against a semi-honest server, who follows the protocol honestly. Very recently, Yang and Zhang have proposed a new anonymous PAKE (NAPAKE) protocol that is claimed efficient compared to the previous constructions. In this paper, we propose a very-efficient anonymous PAKE (called, VEAP) protocol that provides the most efficiency among their kinds in terms of computation and communication costs. The VEAP protocol guarantees semantic security of session keys in the random oracle model under the chosen target CDH problem, and unconditional user anonymity against a semi-honest server. If the pre-computation is allowed, both the user and the server are required to compute only one modular exponentiation, respectively. Surprisingly, this is the same computation cost of the well-known Diffie-Hellman protocol that does not provide authentication at all. In addition, we extend the VEAP protocol in two ways: the first is designed to reduce the communication costs of the VEAP protocol and the second shows that stripping off anonymity parts from the VEAP protocol results in a new PAKE protocol.

  • Testable Critical Path Selection Considering Process Variation

    Xiang FU  Huawei LI  Xiaowei LI  

     
    PAPER-Dependable Computing

      Vol:
    E93-D No:1
      Page(s):
    59-67

    Critical path selection is very important in delay testing. Critical paths found by conventional static timing analysis (STA) tools are inadequate to represent the real timing of the circuit, since neither the testability of paths nor the statistical variation of cell delays caused by process variation is considered. This paper proposed a novel path selection method considering process variation. The circuit is firstly simplified by eliminating non-critical edges under statistical timing model, and then divided into sub-circuits, while each sub-circuit has only one prime input (PI) and one prime output (PO). Critical paths are selected only in critical sub-circuits. The concept of partially critical edges (PCEs) and completely critical edges (CCEs) are introduced to speed up the path selection procedure. Two path selection strategies are also presented to search for a testable critical path set to cover all the critical edges. The experimental results showed that the proposed circuit division approach is efficient in path number reduction, and PCEs and CCEs play an important role as a guideline during path selection.

  • On Patarin's Attack against the IC Scheme

    Naoki OGURA  Shigenori UCHIYAMA  

     
    PAPER-Public Key Cryptography

      Vol:
    E93-A No:1
      Page(s):
    34-41

    In 2007, Ding et al. proposed an attractive scheme, which is called the -Invertible Cycles (IC) scheme. IC is one of the most efficient multivariate public-key cryptosystems (MPKC); these schemes would be suitable for using under limited computational resources. In 2008, an efficient attack against IC using Grobner basis algorithms was proposed by Fouque et al. However, they only estimated the complexity of their attack based on their experimental results. On the other hand, Patarin had proposed an efficient attack against some multivariate public-key cryptosystems. We call this attack Patarin's attack. The complexity of Patarin's attack can be estimated by finding relations corresponding to each scheme. In this paper, we propose an another practical attack against the IC encryption/signature scheme. We estimate the complexity of our attack (not experimentally) by adapting Patarin's attack. The attack can be also applied to the IC- scheme. Moreover, we show some experimental results of a practical attack against the IC/IC- schemes. This is the first implementation of both our proposed attack and an attack based on Grobner basis algorithm for the even case, that is, a parameter is even.

  • Ground Clutter Reduction from GPR Data for Identification of Shallowly Buried Landmines

    Masahiko NISHIMOTO  Vakhtang JANDIERI  

     
    BRIEF PAPER

      Vol:
    E93-C No:1
      Page(s):
    85-88

    A method for reducing ground clutter contribution from ground penetrating radar (GPR) data is proposed for discrimination of landmines located in shallow depth. The algorithm of this method is based on the Matching Pursuit (MP) that is a technique for non-orthogonal signal decomposition using dictionary of functions. As the dictionary of function, a wave-based dictionary constructed by taking account of scattering mechanisms of electromagnetic (EM) wave by rough surfaces is employed. Through numerical simulations, performance of ground clutter reduction is evaluated. The results show that the proposed method has good performance and is effective for GPR data preprocessing for discrimination of shallowly buried landmines.

8761-8780hit(21534hit)