The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] recovery(268hit)

121-140hit(268hit)

  • A Chosen-IV Key Recovery Attack on Py and Pypy

    Takanori ISOBE  Toshihiro OHIGASHI  Hidenori KUWAKADO  Masakatu MORII  

     
    PAPER-Application Information Security

      Vol:
    E92-D No:1
      Page(s):
    32-40

    In this paper, we propose an effective key recovery attack on stream ciphers Py and Pypy with chosen IVs. Our method uses an internal-state correlation based on the vulnerability that the randomization of the internal state in the KSA is inadequate, and it improves two previous attacks proposed by Wu and Preneel (a WP-1 attack and a WP-2 attack). For a 128-bit key and a 128-bit IV, the WP-1 attack can recover a key with 223 chosen IVs and time complexity 272. First, we improve the WP-1 attack by using the internal-state correlation (called a P-1 attack). For a 128-bit key and a 128-bit IV, the P-1 attack can recover a key with 223 chosen IVs and time complexity 248, which is 1/224 of that of the WP-1 attack. The WP-2 attack is another improvement on the WP-1 attack, and it has been known as the best previous attack against Py and Pypy. For a 128-bit key and a 128-bit IV, the WP-2 attack can recover a key with 223 chosen IVs and time complexity 224. Second, we improve the WP-2 attack by using the internal-state correlation as well as the P-1 attack (called a P-2 attack). For a 128-bit key and a 128-bit IV, the P-2 attack can recover a key with 223 chosen IVs and time complexity 224, which is the same capability as that of the WP-2 attack. However, when the IV size is from 64 bits to 120 bits, the P-2 attack is more effective than the WP-2 attack. Thus, the P-2 attack is the known best attack against Py and Pypy.

  • HALR: A TCP Enhancement Scheme Using Local Caching in High-Availability Cluster

    Yi-Hsuan FENG  Nen-Fu HUANG  Yen-Min WU  

     
    PAPER

      Vol:
    E92-B No:1
      Page(s):
    26-33

    In this paper, we study the end-to-end TCP performance over a path deploying a High-Availability cluster, whose characteristics are highlighted by the failover procedure to remove single-point failure. This paper proposes an approach, called High-Availability Local Recovery (HALR), to enhance TCP performance in the face of a cluster failover. To minimize the latency of retransmission, HALR saves TCP packets selectively and resends them locally after the failover is finished. For better understanding, we further develop simple analytic models to predict the TCP performance in the aspect of flow latency under a range of failover times and the effects of HALR. Using simulation results, we validate our models and show that HALR improves the TCP performance significantly over a failover event as compared with the original TCP. Typically, HALR reduces the flow latency from 4.1 sec to less than 1.9 sec when the failover time equals to 500 ms. The simulation by real packet trace further demonstrates that the memory requirement of the proposed solution is not a concern for modern network equipments.

  • A New 1.25-Gb/s Burst Mode Clock and Data Recovery Circuit Using Two Digital Phase Aligners and a Phase Interpolator

    Chang-Kyung SEONG  Seung-Woo LEE  Woo-Young CHOI  

     
    PAPER-Devices/Circuits for Communications

      Vol:
    E91-B No:5
      Page(s):
    1397-1402

    We propose a new Clock and Data Recovery (CDR) circuit for burst-mode applications. It can recover clock signals after two data transitions and endure long sequence of consecutive identical digits. Two Digital Phase Aligners (DPAs), triggered by rising or falling edges of input data, recover clock signals, which are then combined by a phase interpolator. This configuration reduces the RMS jitters of the recovered clock by 30% and doubles the maximum run length compared to a previously reported DPA CDR. A prototype chip is demonstrated with 0.18-µm CMOS technology. Measurement results show that the chip operates without any bit error for 1.25-Gb/s 231-1 PRBS with 200-ppm frequency offset and recovers clock and data after two clock cycles.

  • An Enhanced Route Recovery Protocol for Mobile Ad Hoc Networks

    Sangkyung KIM  Noyeul PARK  Changhwa KIM  Seung-sik CHOI  

     
    LETTER-Network

      Vol:
    E91-B No:2
      Page(s):
    597-600

    In case of link failures, many ad hoc routing protocols recover a route by employing source-initiated route re-discovery, but this approach can degrade system performance. Some use localized route recovery, which may yield non-optimal paths. Our proposal provides a mechanism that can enhance the overall routing performance by initiating route recovery at the destination node. We elucidate the effects through simulations including comparisons with AODV and AODV with local repair.

  • Self Embedding Watermarking Scheme Using Halftone Image

    Hao LUO  Zhe-Ming LU  Shu-Chuan CHU  Jeng-Shyang PAN  

     
    LETTER-Application Information Security

      Vol:
    E91-D No:1
      Page(s):
    148-152

    Self embedding watermarking is a technique used for tamper detection, localization and recovery. This letter proposes a novel self embedding scheme, in which the halftone version of the host image is exploited as a watermark, instead of a JPEG-compressed version used in most existing methods. Our scheme employs a pixel-wise permuted and embedded mechanism and thus overcomes some common drawbacks of the previous methods. Experimental results demonstrate our technique is effective and practical.

  • Injection-Locked Clock Recovery Using a Multiplexed Oscillator for Half-Rate Data-Recovered Applications

    Ching-Yuan YANG  Ken-Hao CHANG  

     
    LETTER-VLSI Design Technology and CAD

      Vol:
    E91-A No:1
      Page(s):
    409-412

    An injection-locked clock recovery circuit (CRC) with quadrature outputs based on multiplexed oscillator is presented. The CRC can operate at a half-rate speed to provide an adequate locking range with reasonable jitter and power consumption because both clock edges sample the data waveforms. Implemented by 0.18-µm CMOS technique, experimental results demonstrate that it can achieve the phase noise of the recovered clock about -121.55 dBc/Hz at 100-kHz offset and -129.58 dBc/Hz at 1-MMz offset with 25 MHz lock range, while operating at the input data rate of 1.55 Gb/s.

  • Fault-Tolerance for the Mobile Ad-Hoc Environment

    Taesoon PARK  Kwangho KIM  

     
    LETTER-Reliability, Maintainability and Safety Analysis

      Vol:
    E91-A No:1
      Page(s):
    413-416

    Fault-tolerance is an important design issue in building a reliable mobile computing system. This paper considers checkpointing recovery services for a mobile computing system based on the ad-hoc network environment. Since potential problems of this new environment are insufficient power and limited storage capacity, the proposed scheme tries to reduce disk access frequency for saving recovery information, and also the amount of information saved for recovery. A brief simulation study has been performed and the results show that the proposed scheme takes advantage of the existing checkpointing recovery schemes.

  • FEC-Based Reliable Transmission for Multiple Bursts in OBS Networks

    Satoshi ARIMA  Takuji TACHIBANA  Yuichi KAJI  Shoji KASAHARA  

     
    PAPER-Switching for Communications

      Vol:
    E90-B No:12
      Page(s):
    3541-3551

    In this paper, we consider consecutive burst transmission with burst loss recovery based on Forward Error Correction (FEC) in which redundant data is transmitted with multiple bursts. We propose two burst generation methods: Out-of Burst Generation (OBG) and In-Burst Generation (IBG). The OBG generates a redundant burst from redundant data, while the IBG reconstructs a burst from an original data block and a part of the redundant data. For both methods, the resulting bursts are transmitted consecutively. If some bursts among the bursts are lost at an intermediate node, the lost bursts can be recovered with the redundant data using FEC processing at the destination node. We evaluate by simulation the proposed methods in a uni-directional ring network and NSFNET, and compare the performances of the proposed methods with the extra-offset time method. Numerical examples show that the proposed methods can provide a more reliable transmission than the extra-offset time method for the OBS network where the maximum number of hops is large. Moreover, it is shown that the end-to-end transmission delay for our proposed methods can be decreased by enhancing the FEC processor or by increasing the number of FEC processors.

  • Blind Recover Conditions for Images with Side Information

    Yoshinobu TAKEUCHI  Akira OOYAGI  

     
    LETTER-Image Processing and Video Processing

      Vol:
    E90-D No:9
      Page(s):
    1469-1473

    We consider the blind recovery problem such that images embedded with side information are given, and we want to obtain the side information under some prescribed constraints. In this case, the system equation becomes y=Ax+b where in addition to the unknown A and x, b also is an unknown quantity and but clearly not a noise component. We assume that several images with the same embedding side information are given, and the image processing to b is described as the perturbation of A. We formulate the optimization function to obtain A, b and x, under the constraint of some finite brightness levels i.e. finite alphabets.

  • Collision Recovery for OFDM System over Wireless Channel

    Yafei HOU  Masanori HAMAMURA  

     
    PAPER

      Vol:
    E90-A No:7
      Page(s):
    1312-1322

    We present an effective method of collision recovery for orthogonal frequency division multiplexing (OFDM)-based communications. For the OFDM system, the modulated message data can be demodulated using the partial time-domain OFDM signal. Therefore, the partial time-domain signal can be adopted to reconstruct the whole OFDM time-domain signal with estimated channel information. This property can be utilized to recover packets from the collisions. Since most collisions are cases in which a long packet collides with a short packet, the collided part is assumed to be short. The simulated results show that the method can recover the two collided packets with a certain probability and can be developed to solve the problem of hidden terminals. This method will dramatically benefit the protocol design of wireless networks, including ad hoc and sensor networks.

  • Independent Component Analysis for Image Recovery Using SOM-Based Noise Detection

    Xiaowei ZHANG  Nuo ZHANG  Jianming LU  Takashi YAHAGI  

     
    PAPER-Digital Signal Processing

      Vol:
    E90-A No:6
      Page(s):
    1125-1132

    In this paper, a novel independent component analysis (ICA) approach is proposed, which is robust against the interference of impulse noise. To implement ICA in a noisy environment is a difficult problem, in which traditional ICA may lead to poor results. We propose a method that consists of noise detection and image signal recovery. The proposed approach includes two procedures. In the first procedure, we introduce a self-organizing map (SOM) network to determine if the observed image pixels are corrupted by noise. We will mark each pixel to distinguish normal and corrupted ones. In the second procedure, we use one of two traditional ICA algorithms (fixed-point algorithm and Gaussian moments-based fixed-point algorithm) to separate the images. The fixed-point algorithm is proposed for general ICA model in which there is no noise interference. The Gaussian moments-based fixed-point algorithm is robust to noise interference. Therefore, according to the mark of image pixel, we choose the fixed-point or the Gaussian moments-based fixed-point algorithm to update the separation matrix. The proposed approach has the capacity not only to recover the mixed images, but also to reduce noise from observed images. The simulation results and analysis show that the proposed approach is suitable for practical unsupervised separation problem.

  • Digital Carrier Recovery Loop Using both Frequency Detector and Phase Detector for MPSK Systems

    Chul Soo LEE  Jung Suk JOO  Eui Suk JUNG  Seunghyun JANG  Byoung Whi KIM  

     
    LETTER-Transmission Systems and Transmission Equipment for Communications

      Vol:
    E90-B No:6
      Page(s):
    1512-1514

    We propose a digital carrier recovery loop employing both a frequency detector and a phase detector for M-ary phase shift keying (MPSK) systems. A new frequency error correction function is also derived to increase the acquisition range. It is shown through computer simulation that the proposed scheme can reduce the acquisition time at large frequency offsets, unlike the existing ones.

  • A Study on Fully Digital Clock Data Recovery Utilizing Time to Digital Converter

    Philipus Chandra OH  Akira MATSUZAWA  Win CHAIVIPAS  

     
    LETTER

      Vol:
    E90-C No:6
      Page(s):
    1311-1314

    Conventional clock and data recovery (CDR) using a phase locked loop (PLL) suffers from problems such as long lock time, low frequency acquisition and harmonic locking. Consequently, a CDR system using a time to digital converter (TDC) is proposed. The CDR consists of simple arithmetic calculation and a TDC, allowing a fully digital realization. In addition, utilizing a TDC also allows the CDR to have a very wide frequency acquisition range. However, deterministic jitter is caused with each sample, because the system's sampling time period is changing slightly at each data edge. The proposed system does not minimize jitter, but it tolerates small jitter. Therefore, the system offers a faster lock time and a smaller sampling error. This proposed system has been verified on system level in a Verilog-A environment. The proposed method achieves faster locking within just a few data bits. The peak to peak jitter of the recovered clock is 60 ps and the RMS jitter of the recovered clock is 30 ps, assuming that the TDC resolution is 10 ps. In applications where a small jitter error can be tolerated, the proposed CDR offers the advantage of fast locking time and a small sampling error.

  • Object Tracking with Target and Background Samples

    Chunsheng HUA  Haiyuan WU  Qian CHEN  Toshikazu WADA  

     
    PAPER-Image Recognition, Computer Vision

      Vol:
    E90-D No:4
      Page(s):
    766-774

    In this paper, we present a general object tracking method based on a newly proposed pixel-wise clustering algorithm. To track an object in a cluttered environment is a challenging issue because a target object may be in concave shape or have apertures (e.g. a hand or a comb). In those cases, it is difficult to separate the target from the background completely by simply modifying the shape of the search area. Our algorithm solves the problem by 1) describing the target object by a set of pixels; 2) using a K-means based algorithm to detect all target pixels. To realize stable and reliable detection of target pixels, we firstly use a 5D feature vector to describe both the color ("Y, U, V") and the position ("x, y") of each pixel uniformly. This enables the simultaneous adaptation to both the color and geometric features during tracking. Secondly, we use a variable ellipse model to describe the shape of the search area and to model the surrounding background. This guarantees the stable object tracking under various geometric transformations. The robust tracking is realized by classifying the pixels within the search area into "target" and "background" groups with a K-means clustering based algorithm that uses the "positive" and "negative" samples. We also propose a method that can detect the tracking failure and recover from it during tracking by making use of both the "positive" and "negative" samples. This feature makes our method become a more reliable tracking algorithm because it can discover the target once again when the target has become lost. Through the extensive experiments under various environments and conditions, the effectiveness and efficiency of the proposed algorithm is confirmed.

  • A Multi-Band Burst-Mode Clock and Data Recovery Circuit

    Che-Fu LIANG  Sy-Chyuan HWU  Shen-Iuan LIU  

     
    PAPER-Analog and Communications

      Vol:
    E90-C No:4
      Page(s):
    802-810

    A multi-band burst-mode clock and data recovery (BMCDR) circuit is presented. The available data rates are 2488.32 Mbps, 1244.16 Mbps, 622.08 Mbps, and 155.52 Mbps, which are specified in a gigabit-capable passive optical network (GPON) [1]. A half-rate and low-jitter gated voltage-controlled oscillator (GVCO) and a phase-controlled frequency divider are used to achieve the multi-band reception. The proposed BMCDR circuit has been fabricated in a 0.18 µm CMOS process. Its active area is 0.41 mm2 and consumes 70 mW including I/O buffers from a 1.8 V supply.

  • Ground Wave Propagation in an Inhomogeneous Atmosphere over Mixed-Paths

    Toru KAWANO  Keiji GOTO  Toyohiko ISHIHARA  

     
    PAPER-Radiation and Propagation

      Vol:
    E90-C No:2
      Page(s):
    288-294

    In this paper, we have derived the new solution for the medium-frequency and the high-frequency ground wave propagation in a surface duct over mixed-paths. We have shown newly that the solution for the ground wave propagation in a standard atmosphere can be obtained directly from the solution for the surface duct problem by applying the analytic continuation from the negative equivalent radius of curvature of the earth to the positive one. Through the theoretical and experimental studies, it is confirmed that the radio wave propagating over the sea in the land-to-sea mixed-paths is enhanced by the recovery effect. It is clarified that the ground wave is also enhanced in the surface duct in a long range propagation. It is shown that the unexpected attenuation and the anomalous variation with distance are appeared in the propagation in the urban area due to the emergence of the slow-wave type trapped surface wave.

  • A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution

    Chang-Kyung SEONG  Seung-Woo LEE  Woo-Young CHOI  

     
    PAPER-Electronic Circuits

      Vol:
    E90-C No:1
      Page(s):
    165-170

    A new 1.25-Gb/s digitally-controlled dual-loop clock and data recovery circuit is realized. To overcome jitter problems caused by the phase resolution limit, the CDR has two phase generation stages: coarse generation by a phase interpolator and fine generation by a variable delay buffer. The performance of the proposed CDR was verified by behavioral and transistor-level simulations. A prototype CDR chip fabricated with 0.18 µm CMOS process shows error-free operation for 400 ppm frequency offset. The chip occupies 165255 µm2 and consumes 17.8 mW.

  • A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation

    Ching-Yuan YANG  Jung-Mao LIN  

     
    LETTER-Electronic Circuits

      Vol:
    E90-C No:1
      Page(s):
    196-200

    In this letter, a 1.25-Gb/s 0.18-µm CMOS half-rate burst-mode clock and data recovery (CDR) circuit is presented. The CDR contains a fast-locking clock recovery circuit (CRC) using a realigned oscillation technique to recover the desired clock. To reduce the power dissipation, the CRC uses a two-stage ring structure and a current-reused concept to merge with an edge detector. The recovered clock has a peak-to-peak jitter of 34.0 ps at 625 MHz and the retimed data has a peak-to-peak jitter of 44.0 ps at 625 Mb/s. The occupied die area of the CDR is 1.41.4 mm2, and power consumption is 32 mW under a 1.8-V supply voltage.

  • Construction of a Fault-Tolerant Object Group Framework and Its Execution Analysis Using Home-Network Simulations

    Myungseok KANG  Jaeyun JUNG  Hagbae KIM  

     
    LETTER-Network Management/Operation

      Vol:
    E89-B No:12
      Page(s):
    3446-3449

    We propose a Fault-Tolerant Object Group framework that provides group management and fault-tolerance services for consistency maintenance and state transparency as well. Through a virtual home-network simulation, we validate that the FTOG framework supports both of the reliability and the stability of the distributed home-network systems.

  • Temporal Error Concealment Based on Weighted Pixel Estimator

    Tien-Ying KUO  

     
    LETTER-Image Processing and Video Processing

      Vol:
    E89-D No:9
      Page(s):
    2583-2586

    A temporal error concealment algorithm for the block-based video coder has been proposed. The concept of block overlapping is adopted to conceal the erroneous blocks, and the recovered pixels are estimated by the weighted sum from the overlapping. The overlapping weighting matrix has been carefully selected in order to fully exploit the spatial-temporal correlation between boundary blocks and the lost block. Furthermore, the motion vector for the lost block has been recovered by considering the best results for the overlapping. The experimental results are shown by integrating our algorithm into the H.263+ coder.

121-140hit(268hit)