The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] Al(20498hit)

17261-17280hit(20498hit)

  • Actual Gain of CPW-Fed Active Integrated Antennas for Television Receiver

    Mitsuo TAGUCHI  Takafumi FUJIMOTO  

     
    PAPER-Antennas and Propagation

      Vol:
    E81-B No:7
      Page(s):
    1542-1547

    Two types of CPW-fed active antenna for television receivers, printed on thin dielectric film, are analyzed numerically and experimentally and their broadband operations are reported. The actual gain of the receiving active antenna is expressed in terms of the transducer power gain of the amplifier circuit and the effective length of the passive antenna. Between the feed point of the passive antenna element and the CPW, the silicon transistor 2SC2585 or 2SC3604 is integrated with a dipole antenna or loop antenna. The actual gains of a dipole antenna with 24 cm length are more than 8 dBd (relative gain to the standard half-wave dipole) at frequencies from 470 to 770 MHz for television channels 13-62 in Japan. In the case of a loop antenna with a size of 25. 8 cm12 cm, actual gains of more than 3. 5 dBd are obtained for channels 1-12, from 90 to 222 MHz, and more than 6. 5 dBd for channels 13-62, from 470 to 770 MHz.

  • Partial Scan Design Methods Based on n-Fold Line-Up Structures and the State Justification of Pure Load/Hold Flip-Flops

    Toshinori HOSOKAWA  Toshihiro HIRAOKA  Mitsuyasu OHTA  Michiaki MURAOKA  Shigeo KUNINOBU  

     
    PAPER-Design for Testability

      Vol:
    E81-D No:7
      Page(s):
    660-667

    We will present a partial scan design method based on n-fold line-up structures in order to achieve high fault efficiency and reduce test pattern generation time for practical LSIs. We will also present a partial scan design method based on the state justification of pure load/hold FFs in order to achieve high fault efficiency and reduce the number of scan FFs for practical LSIs with lots of load/hold FFs. Experimental results for practical LSIs show that our presented methods can achieve high fault efficiency (more than 99%) and reduce the number of scan FFs for the LSI with lots of load/hold FFs.

  • An Analytical Toggle Frequency Expression for Source-Coupled FET Logic (SCFL) Frequency Dividers

    Koichi MURATA  Taiichi OTSUJI  

     
    PAPER-Electronic Circuits

      Vol:
    E81-C No:7
      Page(s):
    1106-1111

    In order to develop high-speed ICs, it is important to clarify the relationship between circuit speed and device parameters. An analytical expression for circuit performance is effective for this purpose. This paper describes an analytical toggle frequency expression for Source-Coupled FET Logic (SCFL) frequency dividers. The proposed equation is expressed as the sum of the product of sensitivity coefficients of FET parameters and time constants which are extracted through a small signal transfer function analysis. These sensitivity coefficients are extracted using SPICE simulations. The equation is a simple formula with only five coefficients, which is much smaller than conventional sensitivity analyses. Furthermore, the accuracy of the proposed equation is improved compared to an analytical method based on the small signal transfer function which we previously proposed. The equation can be easily extended to consider interconnection delay time. The calculated maximum toggle frequencies using the equation show good agreement with SPICE simulations and experimental results for a wide gate-length variation range of 0. 12-µm to 0. 24-µm GaAs MESFETs. By re-extraction of another set of sensitivity coefficients, the proposed equation can be widely applied to shorter gate-length GaAs MESFETs and other FET devices such as HEMT devices. The expression clearly shows the relationship between the circuit performance and intrinsic FET parameters. According to the equation, the key parameters for high-speed circuit operation are high transconductance with a low drain conductance, and a low gate-drain capacitance. The equation can be used as a criterion for the optimization of the FET structure to realize high speed circuit performance.

  • Improving Random Pattern Testability with Partial Circuit Duplication Approach

    Hiroshi YOKOYAMA  Xiaoqing WEN  Hideo TAMAMOTO  

     
    PAPER-Design for Testability

      Vol:
    E81-D No:7
      Page(s):
    654-659

    The advantage of random testing is that test application can be performed at a low cost in the BIST scheme. However, not all circuits are random pattern testable due to the existence of random pattern resistant faults. In this paper, we present a method for improving the random pattern testability of logic circuits by partial circuit duplication approach. The basic idea is to detect random pattern resistant faults by using the difference between the duplicated part of a circuit and the original part. Experimental results on benchmark circuits show that high fault coverage can be achieved with a very small amount of hardware overhead.

  • Test Generation for Sequential Circuits under IDDQ Testing

    Toshiyuki MAEDA  Yoshinobu HIGAMI  Kozo KINOSHITA  

     
    PAPER-IDDQ Testing

      Vol:
    E81-D No:7
      Page(s):
    689-696

    This paper presents a test generation method for sequential circuits under IDDQ testing environment and the identification of untestable faults based on the information of illegal states. We consider a short between two signal lines, a short within one gate and a short between two nodes in different gates. The proposed test generation method consists of two techniques. First technique is to use weighted random vectors, and second technique is to use test generator for stuck-at faults. By using the two techniques together, high fault coverage and short computational time can be achieved. Finally experimental results for ISCAS89 benchmark circuits are presented.

  • CDMA Slotted ALOHA System with Finite Buffers

    Hiraku OKADA  Takaya YAMAZATO  Masaaki KATAYAMA  Akira OGAWA  

     
    LETTER

      Vol:
    E81-A No:7
      Page(s):
    1473-1478

    In this paper, CDMA slotted ALOHA system with finite size of buffers is proposed. To analyze the system performance, we use the linear approximate solution based on restricted occupancy urn models. We evaluate the system performance in terms of throughput, average delay, and rejection probability and clarify the effect of buffer capacity.

  • Electrochemomechanical Deformation in Poly (o-methoxyaniline)

    Masamitsu KANEKO  Keiichi KANETO  

     
    PAPER

      Vol:
    E81-C No:7
      Page(s):
    1064-1069

    Electrochemomechanical deformation (ECMD) of poly(o-methoxyaniline) (PoMAn) film has been studied in various acid solutions, such as Cl-, HSO4-, BF4-, and p-toluene sulfate. The magnitude of ECMD of the film depends linearly on the degree of oxidation of the film similarly to the case of polyaniline (PAn). 2. 53% of deformation ratios along the stretched direction are obtained for 30% of reduction. In contrast to that of PAn, however, the ECMDs of PoMAn do not markedly depend on the kind of anions. Transient responses of current and deformation are investigated by the potential application stepwise and the diffusion coefficient of ions in films. The results are discussed in terms of the effect of substituted methoxy group.

  • 6. 144Mbit/s Burst Modem with an Adaptive Equalizer for TDMA Mobile Radio Communications

    Satoshi DENNO  Yushi SHIRATO  

     
    PAPER

      Vol:
    E81-B No:7
      Page(s):
    1453-1461

    This paper describes methods used in the design of a high speed burst modem applied for mobile communication systems. The modem has burst mode operations including burst mode AGC (automatic gain control), burst mode BTR (bit timing recovery), adaptive equalization, and diversity based on a selection algorithm to achieve a higher performance in multipath fading channels. Moreover, the performance of the burst modem, which is developed using analog signal processing devices, DSPs (digital signal processors), and FPGAs (field programmable gate arrays), is analyzed experimentally. Results show that the modem can suppress irreducible BER values below 1. 0e-6 and attains a 2 dB implicit diversity gain over multipath fading channels modeled by a two-ray impulse response system with independent Rayleigh fading.

  • Some Topological Properties of Fuzzy Values

    Qihao CHEN  Shin KAWASE  

     
    PAPER-General Fundamentals and Boundaries

      Vol:
    E81-A No:7
      Page(s):
    1483-1485

    Fuzzy value is a Fuzzy set the α-cuts of which are closed intervals. Let [0,1] be the set of Fuzzy values on [0,1]. We introduce two kinds of metric D and D1 in it, and investigate some topological properties.

  • 1. 92 Mbps Data Transmission Experiments over a Coherent W-CDMA Radio Link

    Koichi OKAWA  Yukihiko OKUMURA  Mamoru SAWAHASHI  Fumiyuki ADACHI  

     
    PAPER

      Vol:
    E81-B No:7
      Page(s):
    1330-1336

    Experimental results of 1. 92 Mbps data transmission over a 20 MHz wideband DS-CDMA (W-CDMA) mobile radio link under frequency selective multipath fading are presented. 1. 92 Mbps data were transmitted using an orthogonal multicode transmission scheme. The combined use of antenna diversity reception, RAKE combining, and concatenated channel coding is applied to improve transmission performance. Laboratory and field experimental results demonstrated the possibility of 2 Mbps data transmission in a real fading environment.

  • Multiple Gate Delay Fault Diagnosis Using Test-Pairs for Marginal Delays

    Kwame Osei BOATENG  Hiroshi TAKAHASHI  Yuzo TAKAMATSU  

     
    PAPER-Fault Diagnosis

      Vol:
    E81-D No:7
      Page(s):
    706-715

    Testing for delay faults is very important in the verification of the timing behavior of digital circuits. When a circuit which is unable to operate at the desired clock speed is identified, it is necessary to locate the delay fault(s) affecting the circuit in order to remedy the situation. In this paper, we present a path-tracing method of multiple gate delay fault diagnosis in combinational circuits. We first present the basic rules for deducing suspected faults based on the multiple gate delay fault assumption. Next, in order to improve diagnostic resolution, we introduce rules for deducing non-existent faults based on the fault-free responses at the primary outputs. Using these rules, we present the detailed method for diagnosing multiple delay faults based on paths sensitized by test-pairs generated for marginal delays and gate delay faults [7]. Finally, we present results obtained from experiments on the ISCAS '85 benchmark circuits. The experimental results show the effectiveness of our method.

  • Cooperative Search Based on Pheromone Communication for Vehicle Routing Problems

    Hidenori KAWAMURA  Masahito YAMAMOTO  Tamotsu MITAMURA  Keiji SUZUKI  Azuma OHUCHI  

     
    PAPER-Artificial Intelligence and Knowledge

      Vol:
    E81-A No:6
      Page(s):
    1089-1096

    In this paper, we propose a new cooperative search algorithm based on pheromone communication for solving the Vehicle Routing Problems. In this algorithm, multi-agents can partition the problem cooperatively and search partial solutions independently using pheromone communication, which mimics the communication method of real ants. Through some computer experiments the cooperative search of multi-agents is confirmed.

  • Design of a Quasi-Optical Oscillator Using a Grooved Mirror with a HEMT Array

    Jongsuck BAE  Satoru SUGAWARA  Fumikazu TAKEI  Hiroshi KIKUYAMA  Tetsu FUJII  Koji MIZUNO  

     
    PAPER-Functional Modules and the Design Technology

      Vol:
    E81-C No:6
      Page(s):
    856-861

    An equivalent circuit for designing a coherent power combiner using a quasi-optical resonator has been developed. In the resonator, large numbers of devices (HEMT, HBT, etc. ) are arrayed two dimensionally and mounted on a surface of a metal grooved-mirror. A newly developed equivalent circuit for the resonator has been constructed using a transmission-line model. Experiments performed at Ku-band have shown that oscillation frequencies in a 33 HEMT array oscillator can be predicted with errors of less than 1% by using this equivalent circuit.

  • Efficient Encoding of Excitation Codes Using Trained Partial Algebraic Codebook

    Yun Keun LEE  Hwang Soo LEE  Robert M. GRAY  

     
    LETTER-Speech Processing and Acoustics

      Vol:
    E81-D No:6
      Page(s):
    612-615

    An efficient encoding method of excitation codes using a partial algebraic codebook (PAC) is proposed. Since the conventional algebraic code excited linear prediction (ACELP) encodes the positions and signs of all excitation pulses separately, the bits required for encoding excitation codes take a large portion of the total bit rate. Vector quantization (VQ) of the positions and signs of the excitation pulses results in a PAC. Using PAC instead of the full set of algebraic codes, we can reduce the bits required to encode the excitation codes while maintaining the output speech quality. An iterative training algorithm is proposed to obtain the suboptimal PAC by modifying the Lloyd algorithm. Simulation results show that considerable bit savings can be obtained with only a small amount of degradation in the segmental signal to noise ratio (SEGSNR).

  • A Calculation Method of Large-Signal Characteristics of Multi-Stage Power Amplifier Modules Using Source-Pull and Load-Pull Data

    Kazutomi MORI  Yasushi ITOH  Katsuya KOMURO  Tadashi TAKAGI  

     
    PAPER-Semiconductor Devices and Amplifiers

      Vol:
    E81-C No:6
      Page(s):
    904-910

    This paper describes a calculation method of large-signal characteristics of multi-stage power amplifier modules using source-pull and load-pull data. An output power, a power-added efficiency, and a phase deviation of multi-stage power amplifier modules are calculated based on the source-pull and load-pull data, which are comprised of input and output reflection coefficients, an input power, an output power, a phase deviation and a drain voltage and current, taking into account the source and load impedance of each stage FET. Applying this method to a 900 MHz two-stage Si-MOSFET power amplifier module, the calculated and measured results are in good agreement.

  • Practical Design Procedure of an Elliptic Function Dual-Mode Cavity Filter Coupled through a Non-zero-Thick Septum

    Toshio ISHIZAKI  Koichi OGAWA  Hideyuki MIYAKE  

     
    PAPER-Passive Element

      Vol:
    E81-C No:6
      Page(s):
    916-923

    Practical design procedure of a four-pole dual-mode cavity filter is explained in the details. Coupling matrix M of an elliptic function filter is derived analytically. The effects of septum thickness is studied experimentally. The dimensions of the aperture have to be modified due to the effects. This attempt had made the filter design very elegant, because no complicated calculation is required. A four-pole filter and a multiplexer are designed and constructed experimentally. They show very excellent performances in the 23 GHz band.

  • 0. 012-cc Miniaturized GaAs P-Pocket Power MESFET Amplifier Operating with a Single Voltage Supply for PHS Applications

    Masami NAGAOKA  Hironori NAGASAWA  Katsue K. KAWAKYU  Kenji HONMYO  Shinji ISHIDA  Yoshiaki KITAURA  Naotaka UCHITOMI  

     
    PAPER-Microwave and Millimeter Wave Technology

      Vol:
    E81-C No:6
      Page(s):
    985-992

    A GaAs power amplifier IC has been developed for 1. 9-GHz digital mobile communication applications, such as the handsets of the Japanese personal handy phone system (PHS), which was assembled into a very small 0. 012-cc surface mount plastic package. This power amplifier using refractory WNx/W self-aligned gate MESFETs with p-pocket layers can operate with high efficiency and low distortion with a single 3-V supply. A very low dissipated current of 119 mA was obtained with an output power of 21. 1 dBm and a low 600-kHz adjacent channel leakage power (ACP) of -63 dBc for π/4-shifted quadrature phase shift keying (QPSK) modulated input.

  • Proposal of Direct Optical Switching CDMA for Cable-To-The-Air System and Its Performance Analysis

    Sangjo PARK  Katsutoshi TSUKAMOTO  Shozo KOMAKI  

     
    PAPER-Optical Communication

      Vol:
    E81-B No:6
      Page(s):
    1188-1196

    For Cable-To-The-Air network providing a seamless access network in both indoor and outdoor, direct optical switching CDMA scheme is newly proposed to multiplex any types of radio signals. In two types of connection methods, optical switch connection and optical coupler connection systems, the received carrier-to-interference-plus-noise power ratios are theoretically analyzed. It is clarified that in the optical switch connection connection system, by introducing the additional optical gain at each radio base station, the carrier-to-interference-plus-noise power ratios for all radio base stations and the connected number of radio base stations can be improved compared with the OC connection system.

  • Reduced Matrix Representation of Self-Healing Networks

    Masahito TOMIZAWA  Yoshiaki YAMABAYASHI  

     
    PAPER-Communication Networks and Services

      Vol:
    E81-B No:6
      Page(s):
    1152-1161

    This paper proposes a novel representation scheme for self-healing networks, and estimates the performance of restoration algorithms in terms of survivability. This representation is based on that of ring networks. For an arbitrary topology, the network is partitioned into ring sub-networks which are independent of each other, and we consider an extended network constructed by the concatenation of the ring sub-networks. After the statement of the general case, examples of a self-healing ring and a Digital Cross-connect System(DCS)based network are described.

  • Design and Performance of Delivery and Coupling Switch Board for Large Scale Optical Path Cross-Connect System

    Atsushi WATANABE  Satoru OKAMOTO  Masafumi KOGA  Ken-ichi SATO  Masayuki OKUNO  

     
    PAPER-Optical Communication

      Vol:
    E81-B No:6
      Page(s):
    1203-1212

    This paper describes the recently developed 816 delivery and coupling switch (DC-switch) boards for constructing a 320-Gb/s throughput (2. 5 Gb/s 8 multiplexed wavelengths 16 incoming/outgoing link pairs) optical path cross-connect (OPXC) system based on wavelength path (WP) and virtual wavelength path (VWP) schemes. The DC-switch-based OPXC system, compared with conventional space division switch (SD-switch)-based OPXC system architecture, is shown to be superior in terms of; i) high link modularity, ii) upgradability from WP network to VWP network, iii) better transmission characteristics, and iv) lower total switching power consumption. Therefore, the DC-switch-based OPXC system can realize cost-effective optical path networks. The developed DC-switches exploit the silica-based planar lightwave circuit (PLC) technologies, and DC-switch board size is 300330 mm2 (one switch). The worst values of the insertion loss of the board, ON/OFF ratio, and polarization dependent loss are 14. 5 dB, 34 dB and 0. 5 dB, respectively. Moreover, even though switching is realized by thermo-optic effects, the optical output level varies by only 0. 7 dB and 0. 8 dB for ON- and OFF-state signals, respectively, when the environmental temperature is varied from 5 to 65 .

17261-17280hit(20498hit)