The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] ATI(18690hit)

18121-18140hit(18690hit)

  • Natural Laws and Information Processing

    Yasuji SAWADA  

     
    INVITED PAPER

      Vol:
    E76-C No:7
      Page(s):
    1064-1069

    We discuss possible new principles of information processing by utilizing microscopic, semi-microscopic and macroscopic phenomena occuring in nature. We first discuss quantum mechanical universal information processing in microscopic world governed by quantum mechanics, and then we discuss superconducting phenomena in a mesoscopic system, especially an information processing system using flux quantum. Finally, we discuss macroscopic self-organizing phenomena in biology and suggest possibility of self-organizing devices.

  • Coding of LSP Parameters Using Interframe Moving Average Prediction and Multi-Stage Vector Quantization

    Hitoshi OHMURO  Takehiro MORIYA  Kazunori MANO  Satoshi MIKI  

     
    LETTER

      Vol:
    E76-A No:7
      Page(s):
    1181-1183

    This letter proposes an LSP quantizing method which uses interframe correlation of the parameters. The quantized parameters are represented as a moving average of code vectors. Using this method, LSP parameters are quantized efficiently and the degradation of decoded parameters caused by bit errors affects only a few following frames.

  • A Digital Neural Network Coprocessor with a Dynamically Reconfigurable Pipeline Architecture

    Takayuki MORISHITA  Youichi TAMURA  Takami SATONAKA  Atsuo INOUE  Shin-ichi KATSU  Tatsuo OTSUKI  

     
    PAPER-Neural Networks and Chips

      Vol:
    E76-C No:7
      Page(s):
    1191-1196

    We have developed a digital coprocessor with a dynamically reconfigurable pipeline architecture specified for a layered neural network which executes on-chip learning. The coprocessor attains a learning speed of 18 MCUPS that is approximately twenty times that of the conventional DSP. This coprocessor obtains expansibility in the calculation through a larger multi-layer, network by means of a network decomposition and a distributed processing approach.

  • A Switched-Capacitor Capacitance Measurement Circuit with the Vernier Scale

    Kazuyuki KONDO  Kenzo WATANABE  

     
    LETTER

      Vol:
    E76-A No:7
      Page(s):
    1139-1142

    To improve measurement accuracy and speed, a switched-capacitor capacitance measurement circuit with the vernier scale is developed. Its process consists of a coarse measurement by charge-balancing A-D conversion and a fine measurement by single-slope A-D conversion. a prototype using discrete components confirms the principles of operation.

  • Effect of Nonlinear Amplifiers of Transmitters in the CDMA System Using Offset-QPSK

    Manabu SAWADA  Masaaki KATAYAMA  Akira OGAWA  

     
    LETTER

      Vol:
    E76-B No:7
      Page(s):
    741-744

    This paper deals with study results on the effect of nonlinear amplification in the CDMA system using offset-QPSK signals bandlimited with a square-root cosine roll-off filter. As a result of the study, it is shown that the nonlinear amplification does not affect bit error rate performance with reasonable out-of-band emission characteristics when the roll-off factor of the transmit filter is one.

  • Holographic Pattern Measurement of Printed Circuit Board (PCB) Vibration due to Mounted Electromagnetic Relay Operation

    Masanari TANIGUCHI  Junichi FUKUDA  Tasuku TAKAGI  Isamu AKASAKI  

     
    LETTER

      Vol:
    E76-A No:7
      Page(s):
    1170-1173

    The authors developed new measuring system (Holographic Pattern Measuring System [HPMS]), which is composed of both techniques of holography and graphic image processing, was used to measure the vibrations of a printed circuit board (PCB) due to operation of a mounted electromagnetic relay on it. The clear vibration patterns were obtained. By using pattern analysis processor, quantitative vibration patterns of the PCB surface were observed. Both the vibration patterns and displacements were changed by edge fixing way of the PCB.

  • An Estimation of Pressure and Flow in a Three-Dimensional Dynamic Model of the Larynx with Nonuniform Glottis by FVM

    Chengxiang LU  Takayoshi NAKAI  Hisayoshi SUZUKI  

     
    PAPER-Modeling and Simulation

      Vol:
    E76-A No:7
      Page(s):
    1252-1262

    In order to describe the flow passing through the glottis, we constructed a dynamic three-dimensional finite element model of the human larynx. The transient flow fields in the laryngeal model were calculated to examine the dynamic effects generated by the vocal fold vibration. A phase difference between the upper and lower edges of the vocal folds was included in the model to investigate the effect of the glottal shapes on pressure-flow relationships in the larynx during the vocal fold vibration. Using STAR-CD thermofluids analysis system, which is capable of treating the transient flow in moving-boundary situations with finite volume method, we solved the viscous incompressible Navier-Stokes equations to investigate the glottal flows and transglottal pressures as a function of the vocal fold vibration. The results were compared to the uniform glottis model and the theoretical model proposed by Ishizaka and Matsudaira, respectively. The effects of dynamic factors on the pressure distributions and flow patterns in the larynx resulting from the vocal-fold vibration were also discussed.

  • Parallel VLSI Architecture for Multi-Layer Self-Organizing Cellular Network

    Yoshikazu MIYANAGA  Koji TOCHINAI  

     
    PAPER-Neural Networks and Chips

      Vol:
    E76-C No:7
      Page(s):
    1174-1181

    This paper proposes a multi-layer cellular network in which a self-organizing method is implemented. The network is developed for the purpose of data clustering and recognition. A multi-layer structure is presented to realize the sophisticated combination of several sub-spaces which are spanned by given input characteristic data. A self-organizing method is useful for evaluating the set of clusters for input data without a supervisor. Thus, using these techniques this network can provide good clustering ability as an example for image/pattern data which have complicated and structured characteristics. In addition to the development of this algorithm, this paper also presents a parallel VLSI architecture for realizing the mechanism with high efficiency. Since the locality can be kept among all processing elements on every layer, the system is easily designed without large global data communication.

  • On a Numerical Solution for the Near-Field of Microstrip Antennas

    Yasufumi SASAKI  Masanobu KOMINAMI  Shinnosuke SAWA  

     
    LETTER

      Vol:
    E76-B No:7
      Page(s):
    759-761

    Numerical solutions for the near-field of microstrip antennas are presented. The field distribution is calculated by taking the inverse Fourier transform involving the current distribution with the help of the spectral-domain moment method. A new technique to save the computation time is devised, and the field pattern of the circularly polarized antenna is illustrated.

  • An Implementation of a Dialogue Processing System COKIS Using a Corpus Extracted Knowledge

    Kotaro MATSUSAKA  Akira KUMAMOTO  

     
    LETTER

      Vol:
    E76-A No:7
      Page(s):
    1174-1176

    This system called COKIS automatically extracts knowledge about C functions from the UNIX on-line manual by using its description paragraph and the user can interactively inquire to the system in order to know about UNIX C functions. The idea is motivated on the one side to free users from being involved in an exhaustive knowledge acquisition in the past, and to examine problems in understanding knowledge itself on the other. We propose Memory Processor which is implemented to realize extracting knowledges from corpus and processing dialogues in the inquiry system at the same modules.

  • Hardware Architecture for Kohonen Network

    Hidetoshi ONODERA  Kiyoshi TAKESHITA  Keikichi TAMARU  

     
    PAPER-Neural Networks and Chips

      Vol:
    E76-C No:7
      Page(s):
    1159-1166

    We propose a fully digital architecture for Kohonen network suitable for VLSI implementation. The proposed architecture adopts a functional memory type parallel processor (FMPP) architecture which has a structure similar to a content addressable memory (CAM). One word of CAM is regarded as a processing element and a group of elements forms a neuron. All processing elements execute the same operation in bit-serial but in processor-parallel. Thus the number of instructions for realizing the network algorithm is independent of the number of neurons in the network. With reference to a previously reported CAM, we estimate a network with 96 neurons for speech recognition could be integrated on three chips using a 1.2 µm process, and it operates 50 times faster than a sequential hardware. Owing to its highly regular structure of memories, the proposed hardware architecture is well compatible with current VLSI technology.

  • Pitch Synchronous Innovation CELP (PSI-CELP)

    Takehiro MORIYA  Satoshi MIKI  Kazunori MANO  Hitoshi OHMURO  

     
    LETTER

      Vol:
    E76-A No:7
      Page(s):
    1177-1180

    A speech coding scheme at 3.6 kbit/s has been proposed. The scheme is based on CELP (Code Excited Linear Prediction) with pitch synchronous innovation, which means even random codevectors as well as adaptive codevectors have pitch periodicity. The quality is comparable to 6.7 kbit/s VSELP coder for the Japanese cellular radio standard.

  • Controlling Chaos in the Maxwell-Bloch Equations with Time Delay

    Keiji KONISHI  Yoshiaki SHIRAO  Hiroaki KAWABATA  Toshikuni NAGAHARA  Yoshio INAGAKI  

     
    LETTER

      Vol:
    E76-A No:7
      Page(s):
    1121-1125

    A laser system which has a mirror outside of it to feedback a delayed output has been described by the Maxwell-Bloch equations with time delay. It is shown that a chaotic behavior in the equations can be controlled by using a OPF control algorithm. Our numerical simulation indicates that the chaotic behavior is stabilized on 1, 2 periodic unstable orbits.

  • A Shift Down Test of Resonance Frequency for the Cascading Bifurcations to Chaos

    Mitsuo KONO  Akio KONORI  

     
    LETTER-Nonlinear Phenomena and Analysis

      Vol:
    E76-A No:7
      Page(s):
    1273-1275

    A shift down of the resonance frequency is claimed to be used as a simple practical test for the onset of chaos based on a common feature of forced damped nonlinear oscillation systems which exhibit cascading bifurcations to chaos.

  • SIFLAP-G: A Method of Diagnosing Gate-Level Faults in Combinational Circuits

    Koji YAMAZAKI  Teruhiko YAMADA  

     
    PAPER

      Vol:
    E76-D No:7
      Page(s):
    826-831

    We propose a method of diagnosing any logical fault in combinational circuits through a repetition of the single fault-net location procedure with the aid of probing, called SIFLAP-G. The basic idea of the method has been obtained through an observation that a single error generated on a fault-net often propagates to primary outputs under an individual test even though multiple fault-nets exist in the circuit under test. Therefore, candidates for each fault-net are first deduced by the erroneous path tracing under the single fault-net assumption and then the fault-net is found out of those candidates by probing. Probing internal nets is done only for some of the candidates, so that it is possible to greatly decrease the number of nets to be probed. Experimental results show that the number seems nearly proportional to the number of fault-nets (about 35 internal nets per fault-net), but almost independent of the type of faults and the circuit size.

  • Generalized Marching Test for Detecting Pattern Sensitive Faults in RAMs

    Masahiro HASHIMOTO  Eiji FUJIWARA  

     
    PAPER

      Vol:
    E76-D No:7
      Page(s):
    809-816

    Since semiconductor memory chip has been growing rapidly in its capacity, memory testing has become a crucial problem in RAMs. This paper proposes a new RAM test algorithm, called generalized marching test (GMT), which detects static and dynamic pattern sensitive faults (PSF) in RAM chips. The memory array with N cells is partitioned into B sets in which every two cells has a cell-distance of at least d. The proposed GMT performs the ordinary marching test in each set and finally detects PSF having cell-distance d. By changing the number of partitions B, the GMT includes the ordinary marching test for B1 and the walking test for BN. This paper demonstrates the practical GMT with B2, capable of detecting PSF, as well as other faults, such as cell stuck-at faults, coupling faults, and decoder faults with a short testing time.

  • A Discussion on the Feedback Strategies in Computerized Testing

    Takako AKAKURA  Keizo NAGAOKA  

     
    LETTER

      Vol:
    E76-A No:7
      Page(s):
    1199-1203

    The authors examined the effect of feedbacking information on learners of their test results obtained through computerized tests. The learner's acceptability of computerized tests was revealed to be improved by distribution and explanation of newly devised feedback charts including data on one's response history and response latency during computerized testing that was carried out in formative evaluation. The feedback chart composed of graphic representation of relationship between degree of difficulty of each question and its response latency got a particularly high evaluation among learners. It was revealed that types of feedback chart that stood highest in learner's estimate varied with the learner traits. This observation will serve to develop educational systems that incorporate computerized tests into school lessons.

  • A High-Speed ATM Switch that Uses a Simple Retry Algorithm and Small Input Buffers

    Kouichi GENOA  Naoaki YAMANAKA  Yukihiro DOI  

     
    LETTER

      Vol:
    E76-B No:7
      Page(s):
    726-730

    This letter describes the High-speed Statistical Retry switch (HSR switch) for high-speed ATM switching systems. The HSR switch uses a new matrix-shaped switching structure with buffers at input and ouptut ports, and a simple retry algorithm. The input buffers are very small, and no complicated arbitration function is employed. A cell is repeatedly transmitted from each input buffer at m times the input line speed until the input buffer receives an acknowledge signal from the intended output buffer. A maximum of one cell can be transmitted from each input buffer during the cell transmission time. The internal ratio (m) is decided according to the probability of cell conflict in the output line. Simulation results show that just a 10-cell buffer at each input port and a 50-cell buffer at each output port are required when m=4 to achieve a cell loss probability of better than 10-8, irrespective of the switch size. At each crosspoint, cells on the horizontal input line take precedence over those on the vertical input line. Only a very simple retry algorithm is employed, no complex arbitration is needed, and the arbitration circuit at the crosspoint can be reduced by about 90% in size. The proposed ATM switch architecture is applicable to high-speed (Gbit/s) ATM switches for B-ISDN because of its simplicity.

  • Improvement of the Isolation Characteristics of a Two-Layer Self-Diplexing Array Antenna Using a Circularly Polarized Ring Patch Antenna

    Wataru CHUJO  Masayuki FUJISE  Hiroyuki ARAI  Naohisa GOTO  

     
    LETTER

      Vol:
    E76-B No:7
      Page(s):
    755-758

    In a two-layer self-diplexing antenna fed at two ports, theoretical analysis has already shown that the isolation characteristics can be improved by adjusting the angle between the feed locations of the transmitting and receiving antennas. In this letter, we experimentally investigate the isolation characteristics of the self-diplexing array antenna. First, calculated and experimental results for each feed location of the element antenna are compared and good agreement is found. Second, experimental results with a 19-element planar array indicate that a self-diplexing antenna with suitably chosen feed configuration is effective in improving the isolation in a phased array antenna.

  • Automatic Tap Assignment in Sub-Band Adaptive Filter

    Zhiqiang MA  Kenji NAKAYAMA  Akihiko SUGIYAMA  

     
    LETTER

      Vol:
    E76-B No:7
      Page(s):
    751-754

    An automatic tap assignment method in sub-band adaptive filter is proposed in this letter. The number of taps of the adaptive filter in each band is controlled by the mean-squared error. The numbers of taps increase in the bands which have large errors, while they decrease in the bands having small errors, until residual errors in all the bands become the same. In this way, the number of taps in a band is roughly proportional to the length of the impulse response of the unknown system in this band. The convergence rate and the residual error are improved, in comparison with existing uniform tap assignment. Effectiveness of the proposed method has been confirmed through computer simulation.

18121-18140hit(18690hit)