The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] Al(20498hit)

10361-10380hit(20498hit)

  • Adaptive Low-Complexity H Array Beamforming

    Ann-Chen CHANG  

     
    LETTER-Antennas and Propagation

      Vol:
    E90-B No:10
      Page(s):
    2987-2990

    This letter presents an adaptive H∞ array beamforming scheme based on a generalized sidelobe canceller with lower computational load. It is shown that the adaptive H∞-based beamformer offers the advantages of faster convergence speed, insensitivity to dynamic estimation modeling error, and less sensitivity to pointing error over the conventional adaptive H∞ algorithm. Simulations confirm that the proposed technique achieves similar array performance of the adaptive H∞-based algorithm [4].

  • On Training-Symbol Design and Efficient Synchronization in OFDM Systems

    Heon HUH  James V. KROGMEIER  

     
    LETTER-Transmission Systems and Transmission Equipment for Communications

      Vol:
    E90-B No:10
      Page(s):
    2940-2943

    We show the equivalence between the conventional frame synchronization in single-carrier systems and integer part estimation of frequency offset in OFDM systems and propose an efficient synchronization scheme. The proposed scheme achieves both OFDM symbol/frame timing and frequency offset estimation with only one well-designed OFDM training symbol, while previous synchronization algorithms need two OFDM training symbols at least. Numerical analysis shows that the proposed frequency estimator nearly achieves the Cramér-Rao lower bound for the variance of the frequency offset estimate, despite the reduction in the training sequence length.

  • Optical Code Division Multiplexing for Packet Labeling in Optical Switching Networks

    Wang-Hsai YANG  Cheng-Shong WU  Hui-Kai SU  

     
    PAPER

      Vol:
    E90-B No:10
      Page(s):
    2772-2779

    In this paper, we proposed a photonic packet switching control method by used optical correlator for optical packet label packet-switched networks for next Generation networks. The main advance is rely on using the Optical Code Division Multiplexing (OCDM) code to labeling optical packets based on source routing. Based on OCDM labeling either header modification or any label swapping techniques can be avoids. With advantage of existing OCDM coding called OCDM-labels schemes to encapsulate the packets, together with optical correlator to decode the label in optical domain, which can achieve optical packet switching without header modification/label swapping techniques. The O/E/O conversion procedure at each switching device can also be eliminated. This method not only simplifies the design of switch devices in the optical domain to simplify the packet forwarding process, but also speeds up packet forwarding and increases throughput significantly.

  • Efficient Fully-Parallel LDPC Decoder Design with Improved Simplified Min-Sum Algorithms

    Qi WANG  Kazunori SHIMIZU  Takeshi IKENAGA  Satoshi GOTO  

     
    PAPER-VLSI Architecture for Communication/Server Systems

      Vol:
    E90-C No:10
      Page(s):
    1964-1971

    In this paper we introduce an area and power efficient fully-parallel LDPC decoder design, which keeps the BER performance while consuming less hardware resources and lower power compared with conventional decoders. For this decoder, we firstly propose two improved simplified min-sum algorithms, which enable the decoder to reduce the hardware implementation complexity and area: hardware consumption of check operation module is reduced by 40%, while achieving a negligible performance loss compared with the general min-sum algorithm. To reduce the power dissipation of the decoder, we also proposed a power-saved strategy, according to which the message evolution halts as the parity-check condition is satisfied. This strategy reduces more than 50% power under good channel condition. The synthesis result in 0.18 µm CMOS technology shows our decoder based on (648,540) irregular LDPC code of WLAN (802.11n) protocol achieves 810 [Mbps] throughput with 283 [mW] power consumption.

  • A Next-Generation Enterprise Server System with Advanced Cache Coherence Chips

    Mariko SAKAMOTO  Akira KATSUNO  Go SUGIZAKI  Toshio YOSHIDA  Aiichiro INOUE  Koji INOUE  Kazuaki MURAKAMI  

     
    PAPER-VLSI Architecture for Communication/Server Systems

      Vol:
    E90-C No:10
      Page(s):
    1972-1982

    Broadcast and synchronization techniques are used for cache coherence control in conventional larger scale snoop-based SMP systems. The penalty for synchronization is directly proportional to system size. Meanwhile, advances in LSI technology now enable placing a memory controller on a CPU die. The latency to access directly linked memory is drastically reduced by an on-die controller. Developing an enterprise server system with these CPUs allows us an opportunity to achieve higher performance. Though the penalty of synchronization is counted whenever a cache miss occurs, it is necessary to improve the coherence method to receive the full benefit of this effect. In this paper, we demonstrate a coherence directory organization that fits into DSM enterprise server systems. Originally, a directory-based method was adopted in high performance computing systems because of its huge scalability in comparison with snoop-based method. Though directory capacity miss and long directory access latency are the major problems of this method, the relaxed scalability requirement of enterprise servers is advantageous to us to solve these problems along with an advanced LSI technology. Our proposed directory solves both problems by implementing a full bit vector level map of the coherence directory on an LSI chip. Our experimental results validate that a system controlled by our proposed directory can surpass a snoop-based system in performance even without applying data localization optimization to an online transaction processing (OLTP) workload.

  • Media Processing LSI Architectures for Automotives -- Challenges and Future Trends --

    Ichiro KURODA  Shorin KYO  

     
    INVITED PAPER

      Vol:
    E90-C No:10
      Page(s):
    1850-1857

    This paper presents media processor architectures for automotive applications. Media processing applications with their requirements for LSI implementations are first described for vision based driver assistance as well as graphical user interface for car navigation using 3D graphics. Then, parallel processing architectures for vision and graphics in these applications are reviewed with their performance and cost. After that, future trends of automotive media processing such as integration of vision and 3D graphics functions are shown with their applications and the required performance. Moreover, parallel processing architectures are discussed for the integration of vision and graphics. Finally, an prospect of a next-generation media processing LSI for automotives is provided.

  • Efficient Applications of Invariants to Harmonic Balance Equation Using Grobner Base

    Masakazu YAGI  Takashi HISAKADO  

     
    PAPER-Nonlinear Phenomena and Analysis

      Vol:
    E90-A No:10
      Page(s):
    2178-2186

    This paper presents efficient applications of invariants to harmonic balance (HB) methods using Grobner base. The Grobner base is a powerful tool based on ideal theory. Using the Grobner base, we can obtain the solutions of the HB equation. However, its computation is very time-consuming when the equation has equivalent different solutions based on symmetries of the system. We show that invariants enable to transpose the equivalent different solutions to a unique solution. The bifurcation diagram of the invariant is simpler than the original bifurcation diagram, and its computation is considerably decreased. Further, we can obtain the relation among the amplitudes of each frequency component using the invariants. We propose a method for finding the circuit parameters using the amplitude relation.

  • Dynamical Calling Behavior Experimentally Observed in Japanese Tree Frogs (Hyla japonica)

    Ikkyu AIHARA  Shunsuke HORAI  Hiroyuki KITAHATA  Kazuyuki AIHARA  Kenichi YOSHIKAWA  

     
    PAPER-Nonlinear Phenomena and Analysis

      Vol:
    E90-A No:10
      Page(s):
    2154-2161

    We recorded time series data of calls of Japanese tree frogs (Hyla japonica; Nihon-Ama-Gaeru) and examined the dynamics of the experimentally observed data not only through linear time series analysis such as power spectra but also through nonlinear time series analysis such as reconstruction of orbits with delay coordinates and different kinds of recurrence plots, namely the conventional recurrence plot (RP), the iso-directional recurrence plot (IDRP), and the iso-directional neighbors plot (IDNP). The results show that a single frog called nearly periodically, and a pair of frogs called nearly periodically but alternately in almost anti-phase synchronization with little overlap through mutual interaction. The fundamental frequency of the calls of a single frog during the interactive calling between two frogs was smaller than when the same frog first called alone. We also used the recurrence plots to study nonlinear and nonstationary determinism in the transition of the calling behavior. Moreover, we quantified the determinism of the nonlinear and nonstationary dynamics with indices of the ratio R of the number of points in IDNP to that in RP and the percentage PD of contiguous points forming diagonal lines in RP by the recurrence quantification analysis (RQA). Finally, we discuss a possibility of mathematical modeling of the calling behavior and a possible biological meaning of the call alternation.

  • Consensus Problem of Multi-Agent Systems with Non-linear Performance Functions

    Naoki HAYASHI  Toshimitsu USHIO  Fumiko HARADA  Atsuko OHNO  

     
    LETTER-Systems Theory and Control

      Vol:
    E90-A No:10
      Page(s):
    2261-2264

    This paper addresses a discrete-time consensus problem with non-linear performance functions over dynamically changing communication topologies. Each agent has a performance value based on its internal information state and exchanges the performance value with other agents to achieve consensus. We derive sufficient conditions for a global consensus using algebraic graph theory.

  • A Hierarchical Service Management System for MPLS Network Services

    Kenji KUMAKI  Ikuo NAKAGAWA  Kenichi NAGAMI  Tomohiko OGISHI  Shigehiro ANO  

     
    PAPER

      Vol:
    E90-B No:10
      Page(s):
    2764-2771

    This paper proposes a hierarchical service management system for MPLS network services. Traditionally, general management systems which have been deployed in some service providers control MPLS LSPs (e.g. RSVP-TE, LDP) and services (e.g. L2VPN, L3VPN and IP) separately. If a fault occurs in an MPLS network, the dedicated management system for MPLS LSPs can detect the fault and recognize the state of MPLS LSPs. However, it cannot detect the extent of the impact due to the fault in each service. Furthermore, its own inability to identify the affected customer means it takes some time to identify the affected customers, cooperating manually with the dedicated management system for services. Therefore, this paper proposes a new automatic correlation between MPLS LSPs and each service. In particular, this paper proposes a new algorithm for a correlation between RSVP-TE LSPs and L3VPN services. Simulations are conducted to evaluate the capacity on a correlation table and the performance searching on a correlation table, and results show this system is very scalable within real MPLS production networks. This system, with the automatic correlation, could be sufficiently deployed in real MPLS production networks.

  • Fuzzy Tracker with Self-Tuning PID and Identifier Design Using Conditional-LMI and Improved Random Optimal Algorithm

    Zhi-Ren TSAI  Jiing-Dong HWANG  Yau-Zen CHANG  

     
    PAPER-Systems and Control

      Vol:
    E90-A No:10
      Page(s):
    2280-2289

    This study introduces the fuzzy Lyapunov function to the fuzzy PID control systems, modified fuzzy systems, with an optimized robust tracking performance. We propose a compound search strategy called conditional linear matrix inequality (CLMI) approach which was composed of the proposed improved random optimal algorithm (IROA) concatenated with the simplex method to solve the linear matrix inequality (LMI) problem. If solutions of a specific system exist, the scheme finds more than one solutions at a time, and these fixed potential solutions and variable PID gains are ready for tracking performance optimization. The effectiveness of the proposed control scheme is demonstrated by the numerical example of a cart-pole system.

  • A Static Bug Detector for Uninitialized Field References in Java Programs

    Sunae SEO  Youil KIM  Hyun-Goo KANG  Taisook HAN  

     
    PAPER-Software Engineering

      Vol:
    E90-D No:10
      Page(s):
    1663-1671

    Correctness of Java programs is important because they are executed in distributed computing environments. The object initialization scheme in the Java programming language is complicated, and this complexity may lead to undesirable semantic bugs. Various tools have been developed for detecting program patterns that might cause errors during program execution. However, current tools cannot identify code patterns in which an uninitialized field is accessed when an object is initialized. We refer to such erroneous patterns as uninitialized field references. In this paper, we propose a static pattern detection algorithm for identifying uninitialized field references. We design a sound analysis for this problem and implement an analyzer using the Soot framework. In addition, we apply our algorithm to some real Java applications. From the experiments, we identify 12 suspicious field references in the applications, and among those we find two suspected errors by manual inspection.

  • Logic and Analog Test Schemes for a Single-Chip Pixel-Parallel Fingerprint Identification LSI

    Satoshi SHIGEMATSU  Hiroki MORIMURA  Toshishige SHIMAMURA  Takahiro HATANO  Namiko IKEDA  Yukio OKAZAKI  Katsuyuki MACHIDA  Mamoru NAKANISHI  

     
    PAPER-Image Sensor/Vision Chip

      Vol:
    E90-C No:10
      Page(s):
    1892-1899

    This paper describes logic and analog test schemes that improve the testability of a pixel-parallel fingerprint identification circuit. The pixel contains a processing circuit and a capacitive fingerprint sensor circuit. For the logic test, we propose a test method using a pseudo scan circuit to check the processing circuits of all pixels simultaneously. In the analog test, the sensor circuit employs dummy capacitance to mimic the state of a finger touching the chip. This enables an evaluation of the sensitivity of all sensor circuits on logical LSI tester without touching the chip with a finger. To check the effectiveness of the schemes, we applied them to a pixel array in a fingerprint identification LSI. The pseudo scan circuit achieved a 100% failure-detection rate for the processing circuit. The analog test determines that the sensitivities of the sensor circuit in all pixels are in the proper range. The results of the tests confirmed that the proposed schemes can completely detect defects in the circuits. Thus, the schemes will pave the way to logic and analog tests of chips integrating highly functional devices stacked on a LSI.

  • An Intrablog-Based Informal Communication Encouraging System that Seamlessly Links On-Line Communications to Off-Line Ones

    Yoshihito CHIBA  Kazushi NISHIMOTO  

     
    PAPER

      Vol:
    E90-D No:10
      Page(s):
    1501-1508

    In this paper, we propose an intrablog-based informal communication encouraging system named "Attractiblog." It has been pointed out that daily informal communications at a shared public space play very important role in information sharing in an organization. However, in most cases, the communications are often mere chats. To make the communications more informative, it is necessary to feed some common and beneficial topics there. Attractiblog is a system that extracts some articles posted in an intrablog considering who are in the shared space, and show them on a large-sized display that is located in the space. Thus, Attractiblog attempts to seamlessly link on-line communications to off-line communications. We conducted user studies and confirmed that Attractiblog can achieve a natural correspondence between topics in face-to-face informal communications and issues related to the activities of an organization as given in its intrablog.

  • Column-Parallel Vision Chip Architecture for High-Resolution Line-of-Sight Detection Including Saccade

    Junichi AKITA  Hiroaki TAKAGI  Keisuke DOUMAE  Akio KITAGAWA  Masashi TODA  Takeshi NAGASAKI  Toshio KAWASHIMA  

     
    PAPER-Image Sensor/Vision Chip

      Vol:
    E90-C No:10
      Page(s):
    1869-1875

    Although the line-of-sight (LoS) is expected to be useful as input methodology for computer systems, the application area of the conventional LoS detection system composed of video camera and image processor is restricted in the specialized area, such as academic research, due to its large size and high cost. There is a rapid eye motion, so called 'saccade' in our eye motion, which is expected to be useful for various applications. Because of the saccade's very high speed, it is impossible to track the saccade without using high speed camera. The authors have been proposing the high speed vision chip for LoS detection including saccade based on the pixel parallel processing architecture, however, its resolution is very low for the large size of its pixel. In this paper, we propose and discuss an architecture of the vision chip for LoS detection including saccade based on column-parallel processing manner for increasing the resolution with keeping high processing speed.

  • On Reachability Analysis of Multi Agent Nets

    Toshiyuki MIYAMOTO  Masaki SAKAMOTO  Sadatoshi KUMAGAI  

     
    LETTER-Systems Theory and Control

      Vol:
    E90-A No:10
      Page(s):
    2257-2260

    Petri nets are known as a modeling language for concurrent and distributed systems. In recent years, various object-oriented Petri nets were proposed, and we are proposing a kind of object-oriented Petri nets, called multi agent nets (MANs). In this letter, we consider the reachability analysis of MANs. We propose an algorithm for generating an abstract state space of a multi agent net, and report results of computational experiments.

  • A Voltage Scalable Advanced DFM RAM with Accelerated Screening for Low Power SoC Platform

    Hiroki SHIMANO  Fukashi MORISHITA  Katsumi DOSAKA  Kazutami ARIMOTO  

     
    PAPER-Next-Generation Memory for SoC

      Vol:
    E90-C No:10
      Page(s):
    1927-1935

    The advanced-DFM (Design For Manufacturability) RAM provides the solution for the limitation of SRAM voltage scaling down and the countermeasure of the process fluctuations. The characteristics of this RAM are the voltage scalability (@0.6 V operation) with wide operating margin and the reliability of long data retention time. The memory cell consists of 2 Cell/bit with the complementary dynamic memory operation and has the 1 Cell/bit test mode for the accelerated screening against the marginal cells. The GND bitline pre-charge sensing scheme and SSW (Sense Synchronized Write) peripheral circuit technologies are also adopted for the low voltage and DFV (Dynamic Frequency and Voltage) controllable SoC which will be strongly required from the many kinds of applications. This RAM supports the DFM functions with both good cell/bit for advanced process technologies and the voltage scalable SoC memory platform.

  • An Image-Moment Sensor with Variable-Length Pipeline Structure

    Atsushi IWASHITA  Takashi KOMURO  Masatoshi ISHIKAWA  

     
    PAPER-Image Sensor/Vision Chip

      Vol:
    E90-C No:10
      Page(s):
    1876-1883

    A 128128 pixel functional image sensor was implemented. The sensor was able to capture images at 1,000 frame/s and extract the sizes and positions of 10 objects/frame when clocked at 8 MHz. The size of each pixel was 18 µm18 µm and the fill factor was 28%. The chip, 3.24 mm3.48 mm in size, was implemented with a 0.35 µm CMOS sensor process; the power consumption was 29.7 mW at 8 MHz.

  • Performance Analysis of Large-Scale IP Networks Considering TCP Traffic

    Hiroyuki HISAMATSU  Go HASEGAWA  Masayuki MURATA  

     
    PAPER-Network Management/Operation

      Vol:
    E90-B No:10
      Page(s):
    2845-2853

    In this paper, we propose a novel analysis method for large-scale networks with consideration of the behavior of the congestion control mechanism of TCP. In the analysis, we model the behavior of TCP at end-host and network link as independent systems, and combine them into a single system in order to analyze the entire network. Using this analysis, we can analyze a large-scale network, i.e. with over 100/1,000/10,000 routers/hosts/links and 100,000 TCP connections very rapidly. Especially, a calculation time of our analysis, it is different from that of ns-2, is independent of a network bandwidth and/or propagation delay. Specifically, we can derive the utilization of the network links, the packet loss ratio of the link buffer, the round-trip time (RTT) and the throughput of TCP connections, and the location and degree of the network congestion. We validate our approximate analysis by comparing analytic results with simulation ones. We also show that our analysis method treats the behavior of TCP connection in a large-scale network appropriately.

  • An Inhibitory Neural-Network Circuit Exhibiting Noise Shaping with Subthreshold MOS Neuron Circuits

    Akira UTAGAWA  Tetsuya ASAI  Tetsuya HIROSE  Yoshihito AMEMIYA  

     
    PAPER-Neuron and Neural Networks

      Vol:
    E90-A No:10
      Page(s):
    2108-2115

    We designed subthreshold analog MOS circuits implementing an inhibitory network model that performs noise-shaping pulse-density modulation (PDM) with noisy neural elements, with the aim of developing a possible ultralow-power one-bit analog-to-digital converter. The static and dynamic noises given to the proposed circuits were obtained from device mismatches of current sources (transistors) and externally applied random spike currents, respectively. Through circuit simulations we confirmed that the circuit exhibited noise-shaping properties, and signal-to-noise ratio (SNR) of the network was improved by 7.9 dB compared with that of the uncoupled network as a result of noise shaping.

10361-10380hit(20498hit)