Kyoya TAKANO Ryuichi FUJIMOTO Kosuke KATAYAMA Mizuki MOTOYOSHI Minoru FUJISHIMA
Accurate device models are very important for the design of high-frequency circuits. One of the factors degrading the accuracy of device models appears during the de-embedding procedure. Generally, to obtain device characteristics without parasitic elements such as pads, a de-embedding procedure is essential. However, some errors are introduced during this procedure, which degrades the accuracy of device models. In this paper, we demonstrate that such errors due to de-embedding are cancelled in cascade circuit design, meaning that cascade circuits can be designed without knowing the actual characteristics of devices. Because it is difficult to know the actual characteristics of devices at a high frequency, the cancellation of the de-embedding error is expected to improve the accuracy of device models at high frequencies. After giving a theoretical treatment of de-embedding error cancellation, we report the results of simulations and measurements performed for verification.
Nguyen Ngoc MAI KHANH Masahiro SASAKI Kunihiro ASADA
This paper presents a 100–120-GHz pulse transmitter chip with a 5424 on-chip loop antenna array for the purpose of beam-formability in portable millimeter-wave (mm-wave) active imaging applications. We present a new idea for silicon-based mm-wave pulse beam-forming by using voltage-varied CMOS inverter chain. This 4-mm4-mm transmitter chip is designed and fabricated in a 2.5-V 0.25-µm 4-metal-layer Si-Ge Bi-CMOS process. The 30-µm30-µm loop antenna located on the top-metal layer operates as an coil in an integrated mm-wave pulse generator. Each of on-chip pulse generators employing under-damped/over-damped conditions to produce mm-wave pulses includes an R-L-C circuit, a bipolar junction transistor (BJT) operated as a switch and a CMOS inverter chain circuit for shaping the rising edge of the input clock. Simulation results by ADS 2009 and HSPICE show that loop antenna' inductance and resistance at 80–120-GHz are 51 pH and 3 Ω, respectively. A simulation performance of an integrated 136 loop antenna array illustrates the variation of maximum radiation angles depending on different phase values between array's elements. By using an mm-wave power meter, a 90–140-GHz standard horn antenna and a Schottky diode detector, several measured radiation patterns of this loop antenna array chip are achieved. From the measurement result, we demonstrate the possibility of an integrated mm-wave pulse generator for the purpose of beam-forming by changing power supplies of inverter chains.
Jenny Yi-Chun LIU Mau-Chung Frank CHANG
A fully differential high gain V-band three-stage transformer-coupled power amplifier (PA) is designed and implemented in 65 nm CMOS process. On-chip transformers which offer DC biasing for individual stages, extra stabilization mechanism, single-ended to differential conversion, and input/inter-stage/output matching are used to facilitate a compact amplifier design. The design and optimization methodologies of active and passive devices are presented. With a cascode configuration, the amplifier achieves a linear gain of 30.5 dB centered at 63.5 GHz and a -40 dB reverse isolation under a 1 V supply, which compares favorably to recent published V-band PAs. The amplifier delivers 9 dBm and 13 dBm saturation output power (Psat) under 1 V and 1.5 V supplies, respectively, and occupies a core chip area of 0.05 mm2. The measurement results validate a high gain and area-efficient power amplifier design methodology in deep-scaled CMOS for applications in millimeter-wave communication.
Hiroaki IKEUCHI Tadashi KAWAI Mitsuyoshi KISHIHARA Isao OHTA
This paper proposes a novel waveguide intersection separating two H-plane waveguide systems from each other. If a four-port network in a four-fold rotational symmetry is completely matched, it has necessarily intersection properties. The proposed waveguide intersection consists of a square H-plane waveguide planar circuit connected four input/output waveguide ports in a four-fold rotational symmetry, and several metallic posts inserted at the junction without destroying the symmetry to realize a perfect matching. By optimizing the circuit parameters, high isolation properties are obtained in a relatively wide frequency band of about 8.6% for return loss and isolation better than 20 and 30 dB, respectively, for a circuit designed at 10 GHz. The proposed waveguide intersection can be analyzed by H-plane planar circuit approach, and possess advantages of compactness, simplicity, and high-power handling capability. Furthermore, an SIW intersection is designed by applying H-plane planar circuit approach to a waveguide circuit filled with dielectric material, and high isolation properties similar to H-plane waveguide intersection can be realized. The validity of these design concepts is confirmed by em-simulations and experiments.
This paper investigates characteristics of periodic structure of ferrite and dielectric slabs in cutoff waveguide which include left-handed operation. Transmission line model and finite element simulation are used to get dispersion characteristics and scattering parameters. Band pass response of left-handed ferrite mode at negative permeability region are discussed with backward wave phenomenon. Theoretical results show that by choosing appropriate ratio of (1) ferrite width and dielectric width, and (2) ferrite length and dielectric length, band pass response with steep edge characteristics can be obtained by the LH ferrite mode, which are confirmed with experiments using single crystal of yttrium iron garnet ferrite. Good band pass and phase shift responses are observed in S band.
Toru SEGAWA Shinji MATSUO Takaaki KAKITSUKA Yasuo SHIBATA Tomonari SATO Yoshihiro KAWAGUCHI Yasuhiro KONDO Ryo TAKAHASHI
We present an 88 wavelength-routing switch (WRS) that monolithically integrates tunable wavelength converters (TWCs) and an 88 arrayed-waveguide grating. The TWC consists of a double-ring-resonator tunable laser (DRR TL) allowing rapid and stable switching and a semiconductor-optical-amplifier-based optical gate. Two different types of dry-etched mirrors form the laser cavity of the DRR TL, which enable integration of the optical components of the WRS on a single chip. The monolithic WRS performed 18 high-speed wavelength routing of a non-return-to-zero signal at 10 Gbit/s. The switching operation was demonstrated by simultaneously using two adjacent TWCs.
Xingwen LI Shenli JIA Yimin YOU Zongqian SHI
The paper is devoted to the experimental study of the arc plasma characteristics in SF6, N2 and CO2. To one flexible model of gas circuit breaker, short circuit experiments have been carried out considering the influence of contact gap (4–12 mm), gas pressure (1–5 atm), short circuit current (1–5 kA effective value) as well as gas species particularly. During the experiments, the arc image, arc current and arc voltage are recorded by the high speed camera, shunt and voltage transducer, respectively. It demonstrates that to the above mentioned three kinds of gases, the arc radius and arc voltage increase with the short circuit current and gas pressure normally; however, under the same experimental conditions, N2 arc holds the minimum arc radius and the maximum arc voltage, and the arc voltage of SF6 arc is the lowest.
Hongfei ZHAO Xiaohua WANG Zhiying MA Mingzhe RONG Yan LI
An arc model has been applied in this paper to study the fundamental interruption environment of a 550 kV SF6 single-break tank circuit breaker. The full differential model takes into account of all important physical mechanisms and is implemented into a commercial Computational Fluid Dynamics (CFD) package, PHOENICS. The model takes a magneto-hydro-dynamics (MHD) approach and the governing equations are solved using the Finite Volume Method (FVM). Through the simulation, the flow velocity vector and mach number for capacitive current switching and short-circuit current breaking are analyzed, and flow dynamic characteristics are obtained. The simulation can provide helpful reference for the design of 550 kV SF6 single-break tank circuit breaker.
Je-Hoon LEE Young-Jun SONG Sang-Choon KIM
This paper presents a self-timed SRAM system employing new memory segment technique that divides memory cell arrays into multiple regions based on its latency, not the size of the memory cell array. This is the main difference between the proposed memory segmentation technique and the conventional method. Consequently, the proposed method provides a more efficient way to reduce the memory access time. We also proposed an architecture of dummy cell and completion signal generator for the handshaking protocol. We synthesized a 8 MB SRAM system consisting of 16 512K memory blocks using Hynix 0.35-µm CMOS process. Our implantation shows 15% higher performance compared to the other systems. Our implementation results shows a trade-off between the area overhead and the performance for the number of memory segmentation.
Byeong-Woo KOO Seung-Jae PARK Gil-Cho AHN Seung-Hoon LEE
This work describes a 12-bit 100 MS/s 0.13 µm CMOS three-stage pipeline ADC with various circuit design techniques to reduce power and die area. Digitally controlled timing delay and gate-bootstrapping circuits improve the linearity and sampling time mismatch of the SHA-free input network composed of an MDAC and a FLASH ADC. A single two-stage switched op-amp is shared between adjacent MDACs without MOS series switches and memory effects by employing two separate NMOS input pairs based on slightly overlapped switching clocks. The interpolation, open-loop offset sampling, and two-step reference selection schemes for a back-end 6-bit flash ADC reduce both power consumption and chip area drastically compared to the conventional 6-bit flash ADCs. The prototype ADC in a 0.13 µm CMOS process demonstrates measured differential and integral non-linearities within 0.44LSB and 1.54LSB, respectively. The ADC shows a maximum SNDR and SFDR of 60.5 dB and 71.2 dB at 100 MS/s, respectively. The ADC with an active die area of 0.92 mm2 consumes 19 mW at 100 MS/s from a 1.0 V supply. The measured FOM is 0.22 pJ/conversion-step.
Chul Bum KIM Doo Hyung WOO Byung Hyuk KIM Hee Chul LEE
This paper presents a novel charge transfer CMOS readout circuit for an X-ray time delay and integration (TDI) array with a depth of 64. In this study, a charge transfer readout scheme based on CMOS technology is proposed to sum 64 stages of the TDI signal. In addition, a dead pixel elimination circuit is integrated within a chip, thus resolving the weakness of TDI arrays related to defective pixels. The proposed method is a novel CMOS solution for large depth TDI arrays. Thus, a high signal-to-noise ratio (SNR) can be acquired due to the increased TDI depth. The readout chip was fabricated with a 0.6 µm standard CMOS process for a 15064 CdTe X-ray detector array. The readout circuit was found to effectively increase the charge storage capacity up to 1.6108 electrons, providing an improved SNR by a factor of approximately 8. The measured equivalent noise charge resulting from the readout circuit was 1.68104 electrons, a negligible value compared to the shot noise from the detector.
Daisuke KIMURA Toshimichi SAITO
This paper studies a switched dynamical system based on the boost converter with a solar cell input. The solar cell is modeled by a piecewise linear current-controlled voltage source. A variant of peak-current-controlled switching is used in the boost converter. Applying the mapping procedure, the system dynamics can be analyzed precisely. As a main result, we have found an important example of trade-off between the maximum power point and stability: as a parameter (relates to the clock period) varies, the average power of a periodic orbit can have a peak near a period-doubling bifurcation set and an unstable periodic orbit can have the maximum power point.
Lin WANG Qiang CHEN Qiaowei YUAN Kunio SAWAYA
The multiple-input multiple-output (MIMO) performance of the modulated scattering antenna array (MSAA) is analyzed numerically for the first time in indoor environment based on an approach to hybridization of the Volterra series method and method of moments (MoM) in this letter. Mutual coupling effect between the Modulated scattering element (MSE) and the normal antenna element is also considered in this analysis. It is found that MIMO performance of the MSAA is improved with reducing the array spacing of the MSAA in 4 different indoor receiving areas. At the same time, the simulated results of the MSAA are compared with those of the dipole antenna array at the same condition.
Xiaoshe ZHAI Yingsan GENG Jianhua WANG Guogang ZHANG Yan WANG
This paper presents an accurate and systematic method to simulate the interference imposed on the input/output (I/O) ports of electronic equipment under the electrical fast transients/burst (EFT/B) test. The equivalent circuit of the EFT/B generator and the coupling clamp are modeled respectively. Firstly, a transfer function (TF) of the EFT pulse-forming network is constructed with the latent parameters based on circuit theory. In the TF, two negative real parameters characterize the non-oscillation process of the network while one complex conjugate pair characterizes the damping-oscillation process. The TF of the pulse-forming network is therefore synthesized in the equivalent circuit of the EFT/B generator. Secondly, the standard coupling clamp is modeled based on the scatter (S) parameter obtained by using a vector network analyzer. By applying the vector fitting method during the rational function approximation, a macromodel of the coupling clamp can be obtained and converted to a Spice compatible equivalent circuit. Based on the aforementioned procedures, the interference imposed on the I/O ports can be simulated. The modeling methods are validated experimentally, where the interference in differential mode and common mode is evaluated respectively.
Tadashi KIDO Hiroyuki DEGUCHI Mikio TSUJI
This paper develops planar circuit filters consisting of arbitrarily-shaped conductor patches and slots on a conductor-backed dielectric substrate, which are designed by an optimization technique based on the genetic algorithm. The developed filter has multiple resonators and their mutual couplings in the limited space by using both sides of the substrate, so that its compactness is realized. We first demonstrate the effectiveness of the present filter structure from some design samples numerically and experimentally. Then as a practical application, we design compact UWB filters, and their filter characteristics are verified from the measurements.
Atsushi IWATA Yoshitaka MURASAKA Tomoaki MAEDA Takafumi OHMOTO
Progress of roles and schemes of calibration techniques in data converters are reviewed. Correction techniques of matching error and nonlinearity in analog circuits have been developed by digital assist using high-density and low-power digital circuits. The roles of the calibration are not only to improve accuracy but also to reduce power dissipation and chip area. Among various calibration schemes, the background calibration has significant advantages to achieve robustness to fast ambient change. Firstly the nonlinearity calibrations for pipeline ADCs are reviewed. They have required new solutions for redundancy of the circuits, an error estimation algorithm and reference signals. Currently utilizing the calibration techniques, the performance of 100 Msps and 12 bit has been achieved with 10 mW power dissipation. Secondly the background calibrations of matching error in flash ADC and DAC with error feedback to the analog circuits are described. The flash ADC utilizes the comparator offset correction with successive approximation algorithm. The DAC adopts a self current matching scheme with an analog memory. Measured dissipation power of the ADC is 0.38 mW at 300 MHz clock. Effects of the background calibration to suppress crosstalk noise are also discussed.
Pravit TONGPOON Fujihiko MATSUMOTO Takeshi OHBUCHI Hitoshi TAKEUCHI
In this paper, a differential input/output linear MOS transconductor using an adaptively biasing technique is proposed. The proposed transconductor based on a differential pair is linearized by employing an adaptively biasing circuit. The linear characteristic of the individual differential output currents are obtained by introducing the adaptively biased currents to terminate the differential output terminals. Using the proposed technique, the common-mode rejection ration (CMRR) becomes high. Simulation results show that the proposed technique is effective for improvement of the linearity and other performances.
Kei MATSUMOTO Tetsuya HIROSE Yuji OSAKI Nobutaka KUROKI Masahiro NUMA
We propose a subthreshold Static Random Access Memory (SRAM) circuit architecture with improved write ability. Even though the circuits can achieve ultra-low power dissipation in subthreshold digital circuits, the performance is significantly degraded with threshold voltage variations due to the fabrication process and temperature. Because the write operation of SRAM is prone to failure due to the unbalance of threshold voltages between the nMOSFET and pMOSFET, stable operation cannot be ensured. To achieve robust write operation of SRAM, we developed a compensation technique by using an adaptive voltage scaling technique that uses an on-chip threshold voltage monitoring circuit. The monitoring circuit detects the threshold voltage of a MOSFET with the on-chip circuit configuration. By using the monitoring voltage as a supply voltage for SRAM cells, write operation can be compensated without degrading cell stability. Monte Carlo simulations demonstrated that the proposed SRAM architecture exhibits a smaller write operation failure rate and write time variation than a conventional 6T SRAM.
In this paper, we propose a robust state estimation method using a particle filter (PF) for a class of nonlinear systems which have stochastic parameter uncertainties. A robust PF was designed using prediction and correction structure. The proposed PF draws particles from a simple proposal density function and corrects the particles with particle-wise correction gains. We present a method to obtain an error variance of each particle and its upper bound, which is minimized to determine the correction gain. The proposed method is less restrictive on system nonlinearities and noise statistics; moreover, it can be applied regardless of system stability. The effectiveness of the proposed robust PF is illustrated via an example based on Chua's circuit.
Kyoung-Pyo AHN Ryo ISHIKAWA Kazuhiko HONJO
Different from distributed baluns, active baluns have group delay variations in the lower bands related to inherent internal capacitances and resistance in transistors. A negative group delay (NGD) circuit is employed as a compensator of group delay variation for an ultra-wideband (UWB) active balun. First, three-cell NGD circuit is inserted into a simple active balun circuit for realizing both group delay compensation and return loss improvement. The simulated results show a group delay variation of 4.8 ps and an input return loss of above 11.5 dB in the UWB band (3.1-10.6 GHz). Then, a pair of one-cell NGD circuits is added to reduce the remaining group delay variation (3.4 ps in simulation). The circuit with the NGD circuits was fabricated on an InGaP/GaAs HBT MMIC substrate. The measured results achieved a group delay variation of 7.7 ps, a gain variation of 0.5 dB, an input return loss of greater than 10 dB, and an output return loss of larger than 8.1 dB in the UWB band.